


TrenchMOS™ transistor

PHT4N10T

FEATURES

- 'Trench' technology
- Low on-state resistance
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Low thermal resistance

SYMBOL



QUICK REFERENCE DATA

$V_{DSS} = 100 \text{ V}$
$I_D = 3.5 \text{ A}$
$R_{DS(ON)} \leq 0.3 \Omega$

GENERAL DESCRIPTION


N-channel enhancement mode field-effect power transistor in a plastic envelope using 'trench' technology. The device has very low on-state resistance. It is intended for use in dc to dc converters and general purpose switching applications.

The PHN4N10T is supplied in the SOT223 surface mounting package.

PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

SOT223



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25 \text{ }^\circ\text{C}$ to $175 \text{ }^\circ\text{C}$	-	100	V
V_{DGR}	Drain-gate voltage	$T_j = 25 \text{ }^\circ\text{C}$ to $175 \text{ }^\circ\text{C}$; $R_{GS} = 20 \text{ k}\Omega$	-	100	V
V_{GS}	Gate-source voltage		-	± 20	V
I_D	Continuous drain current	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	3.5	A
		$T_{sp} = 100 \text{ }^\circ\text{C}$	-	2.2	A
		$T_{amb} = 25 \text{ }^\circ\text{C}$	-	1.6	A
I_{DM}	Pulsed drain current	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	14	A
P_D	Total power dissipation	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	8.3	W
T_j, T_{stg}	Operating junction and storage temperature		-55	150	$^\circ\text{C}$

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{AS}	Non-repetitive avalanche energy	Unclamped inductive load, $I_{AS} = 3.5 \text{ A}$; $t_p = 0.2 \text{ ms}$; T_j prior to avalanche = $25 \text{ }^\circ\text{C}$; $V_{DD} \leq 25 \text{ V}$; $R_{GS} = 50 \Omega$; $V_{GS} = 10 \text{ V}$	-	45	mJ
I_{AS}	Non-repetitive avalanche current		-	3.5	A

TrenchMOS™ transistor

PHT4N10T

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	From junction to solder point	Mounted on any PCB mounted on pcb of fig:1	12	15	K/W
$R_{th\ j-amb}$	From junction to ambient		70	-	K/W

ELECTRICAL CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA};$ $T_j = -55^\circ\text{C}$	100 95	- -	- -	V V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$ $T_j = 150^\circ\text{C}$ $T_j = -55^\circ\text{C}$	2 1.2 -	3 -	4 -	V V V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.75\text{ A}$ $V_{GS} = 10\text{ V}; I_D = 1.75\text{ A}; T_j = 150^\circ\text{C}$	- -	250 -	300 690	m Ω m Ω
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.75\text{ A}$	0.5	2	-	S
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V};$ $V_{DS} = 80\text{ V}; V_{GS} = 0\text{ V}; T_j = 150^\circ\text{C}$	- -	1 4	25 250	μA μA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$Q_{g(tot)}$	Total gate charge	$I_D = 3.5\text{ A}; V_{DD} = 80\text{ V}; V_{GS} = 10\text{ V}$	-	10	13	nC
Q_{gs}	Gate-source charge		-	2	3	nC
Q_{gd}	Gate-drain (Miller) charge		-	4	6	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 50\text{ V}; R_D = 15\ \Omega;$ $V_{GS} = 10\text{ V}; R_G = 10\ \Omega$ Resistive load	-	5	-	ns
t_r	Turn-on rise time		-	15	-	ns
$t_{d\ off}$	Turn-off delay time		-	20	-	ns
t_f	Turn-off fall time		-	15	-	ns
L_d	Internal drain inductance	Measured tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead to source bond pad	-	5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	350	-	pF
C_{oss}	Output capacitance		-	120	-	pF
C_{rss}	Feedback capacitance		-	30	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_S	Continuous source current (body diode)		-	-	3.5	A
I_{SM}	Pulsed source current (body diode)		-	-	14	A
V_{SD}	Diode forward voltage	$I_F = 3.5\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	1.5	V
t_{rr}	Reverse recovery time	$I_F = 3.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 25\text{ V}$	-	100	-	ns
Q_{rr}	Reverse recovery charge		-	0.6	-	μC


PRINTED CIRCUIT BOARD



TrenchMOS™ transistor

PHT4N10T

MECHANICAL DATA



Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to surface mounting instructions for SOT223 envelope.
3. Epoxy meets UL94 V0 at 1/8".