Features

- · Read Access Time 90 ns
- Word-wide or Byte-wide Configurable
- 8-Megabit Flash and Mask ROM Compatable
- Low Power CMOS Operation
 - 100 μA Maximum Standby
 - 50 mA Maximum Active at 5 MHz
- Wide Selection of JEDEC Standard Packages
 - 42-Lead 600 mil PDIP
 - 44-Lead PLCC
 - 44-Lead SOIC (SOP)
 - 48-Lead TSOP (12 mm x 20 mm)
- 5V ± 10% Power Supply
- High Reliability CMOS Technology
 - 2,000 ESD Protection
 - 200 mA Latchup Immunity
- Rapid™ Programming Algorithm 50 µs/word (typical)
- **CMOS** and TTL Compatible Inputs and Outputs
- **Integrated Product Identification Code**
- **Commercial and Industrial Temperature Ranges**


Description


The AT27C800 is a low-power, high performance 8,388,608-bit UV erasable programmable read only memory (EPROM) organized as either 512K by 16 or 1024K by 8

(continued)

Pin Configurations


Pin Name	Function
A0 - A18	Addresses
O0 - O15	Outputs
O15/A-1	Output/Address
BYTE/VPP	Byte Mode/ Program Supply
CE	Chip Enable
OE	Output Enable
NC	No Connect





Type 1 ţŌ □ A16 48 47 46 45 44 43 42 41 40 A14 □ A13 □ □ BYTE/VPP □ GND A12 [□ O15/A-1 A11 = __ 013. __ 07 __ 014 □ 06 __ 013 __ 015 39 38 37 □ 012 □ 012 □ 04 □ VCC NC = □ 011 □ 03 □ 010 36 35 34 33 32 31 A18 🗆 □ O2 □ 02 □ 09 □ 01 A6 = A5 = A4 = ¬ 08 30 29 28 27 26 25 __ 00 __ 00 __ 0E

TSOP



PLCC Top View

Note: PLCC Package Pin 23 is DON'T CONNECT.





8-Megabit (512K x 16 or 1024K x 8) **OTP EPROM**

AT27C800

Rev. 0801B-10/98

□ GND □ CE



bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 90 ns, eliminating the need for speed-reducing WAIT states. The x16 organization makes this part ideal for high-performance 16- and 32-bit microprocessor systems.

The AT27C800 can be organized as either word-wide or byte-wide. The organization is selected via the \overline{BYTE}/V_{PP} pin. When \overline{BYTE}/V_{PP} is asserted high (V_{IH}), the word-wide organization is selected and the O15/A-1 pin is used for O15 data output. When \overline{BYTE}/V_{PP} is asserted low (V_{IL}),the byte wide organization is selected and the O15/A-1 pin is used for the address pin A-1. When the AT27C800 is logically regarded as x16 (word-wide), but read in the byte-wide mode, then with A-1=V_{IL} the lower eight bits of the 16 bit word are selected with A-1 =V_{IH} the upper 8 bits of the 16-bit word are selected.

In read mode, the AT27C800 typically consumes 15 mA. Standby mode supply current is typically less than 10 μ A.

The AT27C800 is available in industry standard JEDEC-approved one-time programmable (OTP) PLCC, PDIP, SOIC (SOP), and TSOP as well as UV erasable windowed Cerdip packages. The device features two-line control(CE,OE) to eliminate bus contention in high-speed systems.


With high density 512K word or 1024K-bit storage capability, the AT27C800 allows firmware to be to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C800 has additional features that ensure high quality and efficient production use. The RapidTM Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50μs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming equipment and voltages.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



AT27C800

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with with Respect to Ground2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground2.0V to +14.0V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is Vcc + 0.75V DC which may overshoot to + 7.0V for pulses of less than 20 ns.

Operating Modes

					Outputs		
Mode\Pin	CE	ŌĒ	Ai	BYTE/V _{PP}	O ₀ -O ₇	O ₈ -O ₁₄	O ₁₅ /A-1
Read Word-wide	V _{IL}	V _{IL}	X ⁽¹⁾	V _{IH}	D _{OUT}	D _{OUT}	D _{OUT}
Read Byte-wide Upper	V _{IL}	V _{IL}	X ⁽¹⁾	V _{IL}	D _{OUT}	High Z	V_{IH}
Read Byte-wide Lower	V _{IL}	V _{IL}	X ⁽¹⁾	V _{IL}	D _{OUT}	High Z	V_{IL}
Output Disable	X ⁽¹⁾	V _{IH}	X ⁽¹⁾	×		High Z	
Standby	V _{IH}	X ⁽¹⁾	X ⁽¹⁾	X ⁽⁵⁾		High Z	
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	Ai	V _{PP}		D _{IN}	
PGM Verify	Х	V _{IL}	Ai	V _{PP}		D _{OUT}	
PGM Inhibit	V _{IH}	V _{IH}	X ⁽¹⁾	V _{PP}		High Z	
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A18 = V_{IL}$	V _{IH}	Identification Code		

- Notes: 1. X can be V_{IL} or V_{IH} .
 - 2. Refer to the programming characteristics tables in this data sheet.
 - 3. $V_H = 12.0 \pm 0.5 V$.
 - 4. Two identifier words may be selected. All Ai inputs are held low (V_{IL}) except A9, which is set to V_H, and A0, which is toggled low (V_{IL}) to select the Manufacturer's Identification word and high (V_{IH}) to select the Device Code word.
 - 5. Standby V_{CC} current (I_{SB}) is specified with $V_{PP} = V_{CC}$. $V_{CC} > V_{PP}$ will cause a slight increase in I_{SB} .





DC and AC Operating Conditions for Read Operation

			AT2	7C800	
		-90	-10	-12	-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}		±1.0	μΑ
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5.0	μΑ
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		±10	μΑ
	V (1) 0: " 0	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V		1.0	mA
	V _{CC} Active Current	$f = 5MHz$, $I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		50	mA
V _{IL}	Input Low Voltage		-0.6	0.8	٧
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	٧
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	٧
V _{OH}	Output High Voltage	I _{OH} = -400 mA	2.4		٧

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .

2. V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .

AC Characteristics for Read Operation

						AT27	C800				
			-:	90		10	-12		-15		
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC} (3)	Address to Output Delay	CE = OE = V _{IL}		90		100		120		150	ns
t _{CE} ⁽²⁾	CE to Output Delay	OE = V _{IL}		90		100		120		150	ns
t _{OE} ^(2,3)	OE to Output Delay	CE = V _{IL}		40		40		40		50	ns
t _{DF} ^(4,5)	OE or CE High to Output Float, whichever occured first			30		30		35		40	ns
t _{OH} ⁽⁴⁾	Output Hold from Address $\overline{\text{CE}}$ or $\overline{\text{OE}}$, whichever occured first		5.0		5.0		5.0		5.0		ns
t _{ST}	BYTE High to Output Valid			90		100		120		150	ns
t _{STD}	BYTE Low to Output Transition			40		40		50		60	ns


Note: 2,3,4,5. See the AC Waveforms for Read Operation diagram.

Preliminary Information

AT27C800


4

Byte-Wide Read Mode AC Waveforms⁽¹⁾




Note: 1. $\overline{BYTE}/V_{PP} = V_{IL}$

Byte-Wide Read Mode AC Waveforms⁽¹⁾



Note: 1. $\overline{\text{BYTE}}/V_{PP} = V_{IH}$

BYTE Transition AC Waveforms



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} .
- 3. $\overline{\text{OE}}$ may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.






Input Test Waveforms and Measurement Levels

AC DRIVING LEVELS 0.45V 2.0 AC MEASUREMENT LEVEL 0.8 LEVEL

 $t_{\rm R},\,t_{\rm F}\!<\!20$ ns (10% to 90%)

Output Test Load



Note: CL = 100 pF including jig capacitance.


Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	10	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms⁽¹⁾



Notes: 1. The Input Timing reference is 0.8V for $V_{\rm IL}$ and 2.0V for $V_{\rm IH}$.

- 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C800, a 0.1 μ F capacitor is required across V_{pp} and ground to suppress voltage transients.

DC Programming Characteristics

 $T_A = 25 \pm 5\,^{\circ}C, \ V_{CC} = 6.5 \pm 0.25 V, \ V_{PP} = 13.0 \pm 0.25 V$

			Limits		
Symbol	Parameter	Test Conditions	Min Max		Units
I _{LI}	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА
V _{IL}	Input Low Level		-0.6	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	٧
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		٧
I _{CC2}	V _{CC} Supply Current (Program and Verify)			50	mA
I _{PP2}	V _{PP} Supply Current	CE = V _{IL}		30	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V





AC Programming Characteristics

 $T_A = 25 \pm 5\,^{\circ}C, \ V_{CC} = 6.5 \pm 0.25V, \ V_{PP} = 13.0 \pm 0.25V$

			Lir	nits	
Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address Setup Time	Input Rise and Fall Times:	2		μs
t _{OES}	OE Setup Time	(10% to 90%) 20 ns	2		μs
t _{DS}	Data Setup Time		2		μs
t _{AH}	Address Hold Time	Input Pulse Levels: 45V to 2.4V	0		μs
t _{DH}	Data Hold Time	43 (6 2.4)	2		μs
t _{DFP}	OE High to Output Float Delay ⁽²⁾	Input Pulse Levels:	0	130	ns
t _{VPS}	V _{PP} Setup Time	0.8V to 2.0V	2		μs
t _{VCS}	V _{CC} Setup Time	Input Timing Reference Level:	2		μs
t _{PW}	CE Program Pulse Width ⁽³⁾	0.8V to 2.0V	47.5	52.5	μs
t _{OE}	Data Valid from OE			150	ns
t _{PRT}	BYTE /V _{PP} Pulse Rise Time During Programming	Output Timing Reference Level: 0.8V to 2.0V	50		ns

Notes: 1. V_{cc} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

3. Program Pulse width tolerance is 50 $\mu s \pm 5\%.$

Atmel's 27C800 Integrated Product Identification Code


	Pins									
	A0	O15	O14	O13	O12	011	O10	O 9	O8	
Codes		07	O 6	O 5	04	О3	O 2	01	00	Hex Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E1E
Device Type	1	1	1	1	1	1	0	0	0	F8F8

^{2.} This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

Rapid Programming Algorithm

A 50 μ s \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and \overline{BYTE}/V_{PP} is raised to 13.0V. Each address is first programmed with one 50 μ s \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 μ s pulses are applied with a verification after each

pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.







Ordering Information

t _{ACC}	I _{cc}	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
90	50	0.1	AT27C800-90JC	44J	Commercial
			AT27C800-90PC	42P6	(0°C to 70°C)
			AT27C800-90RC	44R	
			AT27C800-90TC	48T	
	50	0.1	AT27C800-90JI	44J	Industrial
			AT27C800-90PI	42P6	(-40°C to 85°C)
			AT27C800-90RI	44R	
			AT27C800-90TI	48T	
100	50	0.1	AT27C800-10JC	44J	Commercial
			AT27C800-10PC	42P6	(0°C to 70°C)
			AT27C800-10RC	44R	
			AT27C800-10TC	48T	
	50	0.1	AT27C800-10JI	44J	Industrial
			AT27C800-10PI	42P6	(-40°C to 85°C)
			AT27C800-10RI	44R	
			AT27C800-10TI	48T	
120	50	0.1	AT27C800-12JC	44J	Commercial
			AT27C800-12PC	42P6	(0°C to 70°C)
			AT27C800-12RC	44R	
			AT27C800-12TC	48T	
	50	0.1	AT27C800-12JI	44J	Industrial
			AT27C800-12PI	42P6	(-40°C to 85°C)
			AT27C800-12RI	44R	
			AT27C800-12TI	48T	
150	50	0.1	AT27C800-15JC	44J	Commercial
			AT27C800-15PC	42P6	(0°C to 70°C)
			AT27C800-15RC	44R	
			AT27C800-15TC	48T	
	50	0.1	AT27C800-15JI	44J	Industrial
			AT27C800-15PI	42P6	(-40°C to 85°C)
			AT27C800-15RI	44R	
			AT27C800-15TI	48T	


Preliminary Information

	Package Type					
44J	44-Lead, Plastic J Leaded Chip Carrier (PLCC)					
42P6 42-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)						
44R	44-Lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC/SOP)					
48T	48-Lead, Plastic Thin Small Outline Package (TSOP) 12 x 20 mm					

10 AT27C800 ____


Packaging Information

44J, 44-Lead, Plastic J Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)




42P6, 42-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)

Dimensions in Inches and (Millimeters)



44R, 44-Lead, 0.525" Wide, Plastic Gull Wing Small Outline (SOIC)

Dimensions in Inches and (Millimeters)



48T, 48-Lead, Plastic Thin Small Outline Package (TSOP)

Dimensions in Millimeters and (Inches)*
JEDEC OUTLINE MO-142 DD

