

PowerMOS transistor

PHB2N60

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mounting featuring high avalanche energy capability, stable off-state characteristics, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	600	V
I_D	Drain current (DC)	2.8	A
P_{tot}	Total power dissipation	83	W
$R_{DS(ON)}$	Drain-source on-state resistance	4.4	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_D	Continuous drain current	$T_{mb} = 25\text{ }^\circ\text{C}; V_{GS} = 10\text{ V}$	-	2.8	A
I_{DM}	Pulsed drain current	$T_{mb} = 100\text{ }^\circ\text{C}; V_{GS} = 10\text{ V}$	-	1.8	A
P_D	Total dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	11	A
$\Delta P_D / \Delta T_{mb}$	Linear derating factor	$T_{mb} = 25\text{ }^\circ\text{C}$	-	83	W
V_{GS}	Gate-source voltage	$T_{mb} > 25\text{ }^\circ\text{C}$	-	0.67	W/K
E_{AS}	Single pulse avalanche energy	$V_{DD} \leq 50\text{ V};$ starting $T_j = 25\text{ }^\circ\text{C}; R_{GS} = 50\text{ }\Omega;$ $V_{GS} = 10\text{ V}$	-	± 30	V
I_{AS}	Peak avalanche current	$V_{DD} \leq 50\text{ V};$ starting $T_j = 25\text{ }^\circ\text{C}; R_{GS} = 50\text{ }\Omega;$ $V_{GS} = 10\text{ V}$	-	84	mJ
T_j, T_{stg}	Operating junction and storage temperature range		-55	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	1.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	pcb mounted, minimum footprint	50	-	K/W

PowerMOS transistor

PHB2N60

ELECTRICAL CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	600	-	-	V
$\frac{\Delta V_{(BR)DSS}}{\Delta T_j}$	Drain-source breakdown voltage temperature coefficient	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	-	0.7	-	V/K
$R_{DS(ON)}$	Drain-source on resistance	$V_{GS} = 10\text{ V}; I_D = 1.3\text{ A}$	-	4.0	4.4	Ω
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
g_{fs}	Forward transconductance	$V_{DS} = 30\text{ V}; I_D = 1.3\text{ A}$	0.7	1.7	-	S
I_{DSS}	Drain-source leakage current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}$	-	1	100	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 480\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$ $V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	60	500	μA
			-	10	200	nA
$Q_{g(tot)}$	Total gate charge	$I_D = 2\text{ A}; V_{DD} = 360\text{ V}; V_{GS} = 10\text{ V}$	-	25	30	nC
Q_{gs}	Gate-source charge		-	2	3	nC
Q_{gd}	Gate-drain (Miller) charge		-	12	15	nC
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300\text{ V}; I_D = 2\text{ A};$ $R_G = 18\text{ }\Omega; R_D = 150\text{ }\Omega$	-	10	-	ns
t_r	Turn-on rise time		-	26	-	ns
$t_{d(off)}$	Turn-off delay time		-	66	-	ns
t_f	Turn-off fall time		-	30	-	ns
L_d	Internal drain inductance	Measured from tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead solder point to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead solder point to source bond pad	-	7.5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	300	-	pF
C_{oss}	Output capacitance		-	43	-	pF
C_{rss}	Feedback capacitance		-	25	-	pF

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_S	Continuous source current (body diode)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	-	2.8	A
I_{SM}	Pulsed source current (body diode)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	-	11	A
V_{SD}	Diode forward voltage	$I_S = 2.2\text{ A}; V_{GS} = 0\text{ V}$	-	-	1.2	V
t_{rr}	Reverse recovery time	$I_S = 2\text{ A}; V_{GS} = 0\text{ V}; dI/dt = 100\text{ A}/\mu\text{s}$	-	500	-	ns
Q_{rr}	Reverse recovery charge		-	3	-	μC







PowerMOS transistor

PHB2N60









PowerMOS transistor

PHB2N60




PowerMOS transistor


PHB2N60



MECHANICAL DATA



MOUNTING INSTRUCTIONS



Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".