Advanced Micro Devices

Am29C833A/Am29C853A

High-Performance CMOS Parity Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- High-speed CMOS bidirectional bus transceivers
 - T-R delay = 5 ns typical
 - R-Parity delay = 8 ns typical
- Error flag with open-drain output
- Generates odd parity for all-zero protection
- Low standby power
- 200 mV typical input hysteresis on input data ports
- Very high output drive
 - lot = 48 mA Commercial, 32 m4 Military

- Proprietary edge-rate controlled outputs dramatically reduce ground bounce, overshoots and undershoots
- Power up/down disable circuit provides for glitch-free power supply sequencing
- Minimal speed degradation with multiple outputs switching
- Can be powered off while in 3-state, ideal for card edge interface applications
- JEDEC FCT-compatible specs

GENERAL DESCRIPTION

The Am29C833A and Am29C853A are high-performance CMOS parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 4-bit parity checker/generator. In the transmit mode, cata is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with the ERR flag showing the results of the parity test. Each of these devices is produced with AMD's exclusive CS11SA CMOS process, and features a typical propagation delay of 5 ns, as well as an output current drive of 48 mA.

In the Am29C833A, the error flag is a coked and stored in a register which is read at the open drain ERR output, the CLR input is used to clear the error flag register. In the Am29C853A, a latch replaces the register, and the EN and CLR controls are used to plass store, sample or clear the error flag output. When tech output enables are disabled in the Am29C833A arid am29C853A, parity logic defaults to the transmit mode so that the ERR pin reflects the parity of the R port

The output enables, OER and OET, are used to force the port outputs to the high-impedance state so that other devices can drive bus lines directly in addition, the user

can force a parity error by enabling both \overline{OER} and \overline{OET} simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

The Am29C833A and Am29C853A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce), overshoots and undershoots. By controlling the output transient currents, ground bounce and output ringing have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a noncontrolled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuit provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.


The Am29C833A and Am29C853A are available in the standard package options: DIPs, PLCCs, and SOICs.

Publication# 11229 Rev. B Amendment/0
Issue Date: December 1990


^{*} For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).




LOGIC SYMBOLS Am29C833A




Am29C853A









Am29C853A



CONNECTION DIAGRAMS (Top View) Am29C833A



Am29C853A



*Also available in 24-Pin Small Outline package; pinout identical to DIPs.

11229-007A

4-41

11229-008A

FUNCTION TABLES

Am29C833A (Register Option)

				Input	s		,	Outputs				
ŌĒT	ŌĒR	CLR	CLK	R	Sum of H's of Ri	Ti	Sum of H's (Ti+ Parity)	Ri	Ti	Parity	ERR	Function
L L L	エエエエ	X X X	× × ×	H L L	ODD EVEN ODD EVEN	NA NA NA	NA NA NA NA	NA NA NA NA	H H L	L H L H	N A A A N A	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H		TTTT	† † †	NA NA NA	NA NA NA NA	III	ODD EVEN ODD EVEN	HLL	NA NA NA	NA NA NA NA	TUTU	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
Х	X	L	Х	Х	Х	Х	×	Х	Х	Х	Τ	Clear error flag register.
HHHH	エエエエ	I - I I I	X	Х Х L Ь	X X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	· エエ니	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L L L		X X X	X X X	 	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L	H L H	NA NA NA NA	Forced-error checking.

H = HIGH

Z = High Impedance

ODD = Odd Number

L = LOW

NA Not Applicable

EVEN= Even Number

↑ = LOW-to-HIGH Transition X = Don't Care or Irrelevant * = Store the State of the Last

i = 0, 1, 2, 3, 4, 5, 6, 7

AMD

Am29C853A (Latch Option)

	Inputs						Out	puts				
ŌET	ŌER	CLR	EN	Ri	Sum of H's of Ri	T _i	Sum of H's (Ti+ Parity)	Ri	Ti	Parity	ERR	Function
L	= = =	X X X	X X X	II	ODD EVEN ODD EVEN	4 4 4 4 2 2 2 2	NA NA NA NA	NA NA NA	エエーー	L H L H	NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	ا د د د د		ا ا ا ا	NA NA NA NA	NA NA NA NA	IIJJ	ODD EVEN ODD EVEN	エエーー	NA NA NA NA	NA NA NA NA	エーエー	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H H		I I I I		NA NA NA NA	NA NA NA NA	II	ODD EVEN ODD EVEN	HHLL	NA NA NA	NA NA NA	HLHL	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
Н	L	Ι	Н	NΑ	NA	X	Х	Х	NA	NA	•	Store the state of error flag latch.
Х	Х	الد	Η	.<	Х	X	Х	Х	NA	NA	Н	Clear error flag latch.
H H H	x 	IJXX	エエーー	X L H	X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	• H H L	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L L L		X X X	X X X	14 14 1.	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HHLL	H L H L	NA NA NA	Forced-error checking.

H ≈ HIGH

7 = High Impedance

ODD = Odd Number

L = LOW

1.A. Not Applicable

EVEN= Even Number

↑ = LOW-to-HIGH Transition

Store the State of the Last

i = 0, 1, 2, 3, 4, 5, 6, 7

X = Don't Care or Irrelevant

Receive Cycle

TRUTH TABLES Error Flag Output Am29C833A

Inputs		Internal Outputs to Device Pre-state Ou		Output	
CLR	CLK	Point "P"	ERR _{n-1}	ERR	Function
Н	1	Н	Н	Н	
Н	1	Х	L	Ļ	Sample (1's Capture)
Н	1	L	Х	Ļ	
L	X	X	Х	Н	Clear

Note:

OET is HIGH and OER is LOW.

Error Flag Output Am29C853A

Inp	Inputs		Internal Outputs to Device Pre-state Output		
EN	CLR	Point "P"	ERR _{n-1}	ERR	Function
L	L	L	X	L	D
L	L	Н	Х	Н	Pass
L	Н	L	X	Ļ	
L	Н	X	L	L	Sample (1's Capture)
L	Н	Н	Н	Į	
Н	L	X	Х	Н	Clear
H	Н	X	L	L	Ctoro
Н	Н	X	Н	Н	Store

Note:


OET is HIGH and OER is LOW.



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Package Type d. Temperature Range
- e. Optional Processing



Valid Combinations						
AM29C833A	DO 00 10					
AM29C853A	PC, SC, JC					


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- **Device Number** Speed Option (if applicable)
 Device Class
- b.
- Package Type Lead Finish



Valid Combinations							
AM29C833A	'BLA						
AM29C853A	DLA.						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



PIN DESCRIPTION Am29C833A/Am29C853A

OFR

Output Enable Receive (Input, Active LOW)

When LOW in conjunction with \overline{DET} HIGH, the devices are in the Receive mode (Ri are outputs, Ti and Parity are inputs).

OET

Output Enable Transmit (Input, Active LOW)

When LOW in conjunction with \widehat{OFR} HIGH, the devices are in the Transmit mode (Ri are upports, T_0 and Parity are outputs).

R

Receive Port (Input/Output, Three-State)

Ri are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode

T_{i}

Transmit Port (Input/Output, Three-State)

 $T_{\rm f}$ are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode

Parity

Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the Trand Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Farity bit forces a parity error.

Am29C833A Only

FRR

Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_I bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the register is cleared.

CLR

Clear (Input, Active LOW)

When $\overline{\text{CLR}}$ goes LOW, the Error Flag Register is cleared ($\overline{\text{ERR}}$ goes HIGH).

CLK

Clock (Input, Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

Am29C853A Only

ERR

Error Flag (Output, Open Drain)

In the Receive mode, the parity of the Tibits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the latch is cleared.

CLR

Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag latch is cleared (ERR goes HIGH).

EN

Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +150°C Supply Voltage to Ground

Potential Continuous

-0.5 V to +7.0 V DC Output Voltage -0.5 V to +6.0 V

DC Input Voltage -0.5 V to +6.0 V

DC Output Diode Current:

Into Output +50 mA Out of Output -50 mA

DC Input Diode Current:

Into Input +20 mA Out of Input -20 mA

DC Output Current per Pin:

+100 mA Into Output Out of Output -100 mA

Total DC Ground Current

(n x lot + m x lcct) mA (Note 1)

Total DC Vcc Current

(n x lon + m x lcct) mA (Note 1:

Note:

1. n = number of outputs, m = number of inputs.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Expessive to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) 0 to +70°C +4.5 to +5.5 V

Supply Voltage (Vcc)

Military (M) Devices

Ambient Temperature (T_A) -55 to +125°C Supply Voltage (Vcc) +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Condition	ns		Min.	Max.	Unit
VoH	Output HIGH Voltage	Vcc = 4.5 V, Vin = Vihor ViL	loн = -15 mA				٧
Vol	Output LOW Voltage	Vcc = 4.5 V,	MIL lo _L = 32	mA		0.5	V
		VIN = VIHOR VIL	COM'L for =	48 mA		0.5	٧
ViH	Input HIGH Voltaદ્રાલ	Guaranteed Input Logical	Am29C853A	All Inputs	2		v
		HIGH Voltage (Note 1)	Am29C833A		۷		V
VIL	Input LOW Voltag∈	Guaranteed Ing Voltage for All	Guaranteed Input Logical LOW Voltage for All Inputs (Note 1)			8.0	٧
Vı	Input Clamp Voltaçi∈	Vcc = 4.5 V, lin = -18 mA				-1.2	٧
lιL	Input LOW Current	Vcc = 5.5 V, Inj	put Only	VIN = 0.0 V		-5	μА
Іін	Input HIGH Curre	Vcc = 5.5 V, In	put Only	V _{IN} = 5.5 V		5	μА
Іогн	Output Off-State Current	Vcc = 5.5 V, I/C) Port	Vout = 5.5 V		10	μА
lozu	(High Impedance)	Vcc = 5.5 V, I/C) Port	Vout = 0.0 V		-10	μA
Isc	Output Short-Circ at Current	Vcc = 5.5 V, Vc	o = 0 V (Note	2)	-60		mA
Icco			Vin = Vcc or	MIL		1.5	mA
1000		Vcc = 5.5 V	GND	COM'L		1.2	
	Static Supply Current	Outputs Open	ĺ '	Ri, Ti, Parity		1.5	mA/
Ісст			VIN = 3.4 V	CLR, CLK, (Note 4) OET, OER		3.0	Bit
lccpt	Dynamic Supply Current	Vcc = 5.5 V (No	ote 3)	Outputs Open		275	μA/
				Outputs Loaded		400	MHz/ Bit

Notes:

- 1. Input thresholds are tested in combination with other DC parameters or by correlation.
- 2. Not more than one output short at a time, duration should not exceed 100 milliseconds.
- 3. Measured at a frequency ≤ 10 f fl.t. with 50% duty cycle.
- 4. For Am29C853A, replace CLK v → FN.
- † Not included in Group A tests.



SWITCHING CHARACTERISTICS for light capactive loading over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				Comn	ercial	Mili		
Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Unit
tрцн	Propagation Delay to 11 to Ti,			2	10.5	2	12	ns
t PHL	Ti to Ri (Note 3)			2	10.5	2	12	ns
tpLH	Brangestian Dalay Buta Davit			4	13	4	14.5	ns
tpHL	Propagation Delay Reto Parity	y 		4	_ 13	4	14.5	ns
tzн	Output Enable Time CER OF	T to Ri, Ti		2	10.5	2	12	ns
tzL	and Parity			2	10.5	2	12	ns
tHZ	Output Disable Time OUT O	ET to Ri, Ti		1.5	10.5	1.5	12	ns
tız	and Parity	Ct = 50 pF	1.5	10.5	1.5	12	ns	
ts	Ti, Parity to CLK Setup Time (Note 1)		8		10		ns	
tн	Ti, Parity to CLK Am2	Parity to CLK Am29C833A old Time (Note 1) Am29C853A		0		2		ns
	Hold Time (Note 1) Am2			1		3		ns
trec	Clear (CLR _F) to C K Setu (Note 2)	p Time		2		4		ns
tpwH	Cleate Dudge Width (Novemb)	HIGH		6		9		ns
tpwL	Clock Pulse Width (Nete 1)	LOW	•	6		9		ns
tpwL	Clear Pulse Width	LOW		6		9		ns
TPHL	Propagation Delay C. K to EF	RR (Note 1)		2	10	2	14	ns
t PLH	Propagation Delay C. F to EF	₹ R		8	18	8	21	ns
t PLH	Propagation Delay To Parity to ERR			6	19	6	21	ns
tphL	(PASS Mode Only) Am ⊞C85	53 A		6	19	6	21	ns
t _{PLH}	D			2	13	2	15	ns
t PHL	Propagation Delay OFFine Pa	arity		2	13	2	15	ns

^{*}See Test Circuit and Waveforms list: | Chapter 2.

Notes:

^{1.} For Am29C853A, replace CLK with The

^{2.} Applies only to Am29C833A.

^{3.} For more details refer to a Minimi and and Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).



SWITCHING CHARACTERISTICS for heavy capacitive loading over operating ranges unless otherwise specified (Note 4)

			Comm	nercial	Mili	tary	
Symbol	Parameter Description	Test Conditions*	Min.	Max.	Min.	Max.	Unit
t PLH	Propagation Delay to Ri to Ti,		2	14	2	15.5	ns
t PHL	Ti to Ri (Note 3)		2	15	2	16.5	ns
tры	Brancotion Date (1) to Borite		4	18	4	19.5	ns
TPHL	Propagation Delay B to Parity	C _L = 300 pF	4	18	4	19.5	ns
tzн	Output Enable Time OER, OET to Ri, Ti	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	2	14	2	15.5	ns
tzL	and Parity		2	18.5	2	20.0	ns
t _{PLH}	Propagation Delay OER to Parity		2	18	2	20	ns
t PHL	Propagation Deith Service Failty		2	17	2	19	ns
tHZ	Output Disable Time OER, OET to Ri, Ti	C _L = 5 pF	1.5	7	1.5	8.5	ns
tız	and Parity	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	1.5	7	1.5	8.5	ns

^{*}See Test Circuit and Waveforms listed in Chapter 2.

Notes:

- 1. For Am29C853A, replace CLF with EN.
- 2. Applies only to Am29C833A.
- 3. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).
- 4. These parameters are guaranteed by characterization but not production tested.