

Micropower Secondary Regulation IC

ISDN I.430 RELATED FEATURES

- Secondary-Side Voltage Sense for Improved Regulation
- Restricted Mode Status Output
- Precision Programmable Quiescent Current
- Very Low Quiescent Power for CCITT 25mW Restricted Mode

GENERAL FEATURES

- Wide Supply Voltage Range
- Precision 2.0V Reference
- Low Offset, High Gain Error Amplifier
- Temperature Stable Oscillator
- Logic Level Oscillator Synchronization
- Low Line Status Output
- Under Voltage Lockout
- Programmable Secondary-Side Soft Start
- 5V Vdd Logic Supply Regulator


DESCRIPTION

The UCC1885 supplies the necessary functions to implement a fully isolated, ISDN compatible SMPS meeting the guidelines of CCITT recommendation I.430, when used in conjunction with the UCC1883 primary-side PWM controller. The UCC1885 secondary-side regulation IC provides improved regulation by allowing direct sensing of the output voltage on the secondary side of the DC/DC converter. The UCC 1885 contains a precision system reference and a complete error amplifier. The output of the amplifier serves as the PWM control voltage and is provided to the primary-side via an isolation pulse transformer. The UCC1885 also sends synchronization information to the primary-side with this transformer. Under voltage lockout circuitry operates in combination with the user programmable soft start function to prevent transmission of data across the isolation barrier until adequate secondary-side operating conditions are established.

ISDN specific features allow the UCC1883/UCC1885 combination to be compatible with CCITT recommendation 1.430. The UCC1885 receives two digital bits of status information from the UCC1883 via the isolation pulse transformer. These bits, which indicate restricted power mode and low input line voltage, are output on the secondaryside at CMOS logic levels. Precision programming of the quiescent current used by the UCC1885 allows the system to meet the 25mW restricted mode power limit, or the current can be set to achieve higher operating frequencies at the cost of increased power consumption.

The UCC1885 is fabricated in Unitrode's 3µm BiCMOS process. Even though the device contains internal clamping diodes on all pins, the part should still be considered static sensitive. Normal ESD handling procedures for CMOS devices should be observed when using the UCC1885.

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Analog Supply Voltage (V _{cc})	18V
waximum v _{oo} Siew Rate	3\//mS
Digital Supply Voltage (V)	7\/
Maximum Voltage, All Signal Pins V _{DD} + 0.3	V to 7V
Minimum Voltage, All Pins	- 0.3V
Maximum DC Current, Any Pin, Source or Sink	100mA
Maximum Peak Current, Any Pin, Source or Sink	500mA
Total Package Dissipation (N package)	1W
Total Package Dissipation (D package)	300mW
Storage Temperature – 65 °C to	+150°C
Lead Temperature (Soldering, 10 seconds)	+300 °C

- Note 1: All voltages expressed with respect to pin 10, currents are positive into the specified terminal.
- Note 2: All maximum signal pin voltage limits apply for cases of zero source impedance. Higher or lower voltages may be impressed through a finite source impedance which causes the input current to be limited to the values specified, with total package power dissipation at or below specified limits.
- Note 3: Consult Packaging Section of Databook for thermal limitations and considerations of package.

CONNECTION DIAGRAM

DIL-14, J or N Package, SOIC-14, D-Package



Pin Number	Pin Name	Pin Type	Function
1	R _{BIAS}	Analog Program	Quiescent Bias Current Set
2	SOFTREF	Analog Program & Output	Soft Start Timing Set and 2.0V Reference Output
3	VA IN +	Analog Input	Voltage Error Amplifier Non-Inverting Input
4	VA IN –	Analog Input	Voltage Error Amplifier Inverting Input
5	VA OUT	Analog Output	Voltage Error Amplifier Output
6	C _T	Analog Program	Oscillator Frequency Set
7	LOLINE	Digital Output	Low Primary-Side Line Voltage Status Bit (High = True)
8	SYNC	Digital Input	Oscillator SYNC (Positive- Edge Triggered)
9	FB –	Digital I/O	Differential Feedback Communication Signal (–)
10	GND	Supply Return	System Ground
11	FB +	Digital I/O	Differential Feedback Communication Signal (+)
12	RSMODE	Digital Output	CCITT Restricted Power Mode Status Bit (High = True)
13	V _{DD}	Logic Supply	5.0V Internal Regulator Output or Logic Supply Input
14	V _{cc}	Power Supply	Analog Power Supply Input

ELECTRICAL CHARACTERISTICS Unless otherwise noted, all specifications apply for T_A -55°C to +125°C for the UCC1885; -40°C to +85°C for the UCC2885; 0°C to +70°C for the UCC3885 $V_{CC} = V_{DD} = 5V$, SYNC = OV, $R_{BIAS} = 200$ Kohms, Ct = 100pF, and $T_J = T_A(min)$ to $T_A(max)$


UCC1885 UCC2885 UCC3885

PARAMETER	TEST CONDITIONS	Min	Тур	Max	Units
UVLO Section			<u> </u>	•	
V _{cc} Start Threshold	$V_{DD} = V_{CC}$	2.4	2.7	3.0	V
V _{cc} Threshold Hysteresis	$V_{DD} = V_{CC}$	260	400	600	mV
V _{DD} Start Threshold	V _{DD} < V _{CC}	2.0	2.4	2.9	V
VA OUT Run Threshold	VA OUT = VA IN(-)	1.0	1.15	1.3	V
Reference Section					
Reference Voltage	Tj = 25°C, Rload > 50Mohm	1.98	2	2.02	V
Line Regulation	3V < V _{cc} < 16.5V	_	2	10	mV
Load Regulation	-500nA < lout < 500nA	_	12	35	mV
	Initial + Line + Temperature	1.96		2.04	V
Total Reference Variation	Rload > 50Mohm	Ì		1	
Soft Start Current	SOFTREF = 0V	4	10	16	uA
External Override Threshold				2.45	V
Input Bias Current	SOFTREF = 5V		_	50	nA
User Bias Section		I			
R _{BIAS} Voltage	Tj = 25°C	1.17	1.2	1.23	V
R _{BIAS} Pin Line Regulation	3V < Vcc < 16.5V		8	30	m∨
Total R _{BIAS} Pin Variation	Initial + Line + Temperature	1.15		1.25	V
Error Amplifier Section	Timudi - Eine - Temperature	1.13		1.25	<u> </u>
Input Common Mode Range	VA OUT = 1V	1	_	4.5	V
Input Offset Voltage	VA IN(+) = 2V, VA OUT = 1V	-8	 	8	mV
Input Bias Current	VA IN(+) = 2V, VA OUT = 1V	-100	 	100	nA
VA OUT Low Level	Vdm = -10mV, lout = 700uA		0.05	0.15	V
	R _{BIAS} = 200K, Vdm = 10mV, lout = -50uA	2.0	2.6	0.10	V
VA OUT High Level	$R_{BIAS} = 39.2K$, Vdm = 10mV, lout = -250uA	2.0	2.7		V
VA OUT Short Circuit Current	VA OUT = 0V, R _{BIAS} = 39.2 Kohms	- 0.4	-1	-5	mA
	Vcm = 2V, 0.1 < VA OUT = < 2.0V	80	110	 	dB
Open Loop Voltage Gain	R _{BIAS} = 39.2 Kohms				
	Vcm = 2V, 0.1 < VA OUT = 1V	70	110	 	dB
DC PSRR	R _{BIAS} = 39.2K, 3V < Vcc < 16.5V	1	''	į	""
	VA OUT = 1V, R _{BIAS} = 39.2K	70	100	 	dB
DC CMRR	1V < Vcm < 4V		100		, ub
****	R _{BIAS} = 200 Kohms, Cout = 25pF (Note 1)	375	500	 	KHz
Unity Gain Bandwidth	R _{BIAS} = 39.2 Kohms, Cout = 25pF (Note 1)	1.6	2.2		MHz
	R _{BIAS} = 200K (Note 1)	1.0	2.2	3.3	Kohms
Open Loop Output Impedance	R _{BIAS} = 39.2K (Note 1)		+	+	
	R _{BIAS} = 200K, Cout = 25pF (Note 1)	140	450	675	ohms
VA OUT Slew Rate	$R_{BIAS} = 39.2K$, Cout = 25pF (Note 1)	140	250		mV/us
Oscillator Section	Has Colert, Codt Zopr (Note 1)	0.7	1.25		V/us
Initial Accuracy	T ₁ = 25°C	42	48	56	KHz
Voltage Stability	$3V < V_{CC} = V_{DD} < 7V$	- "-	1	3	%
Total Oscillator Variation	Inital + Line + Temperature	44.5		 	
C _⊤ Ramp Amplitude	inital i Line i remperature	41.5 1.65	1 0	58	KHz V
SYNC Input Low Voltage		1.05	1.8	1.9	
SYNC Input High Voltage		-	+ -	1.5	V
OTTO Input Flight Voltage		3.5			V

PARAMETER	TEST CONDITIONS	Min	Тур	Max	Units
Oscillator Section (Continued)		<u> </u>		1	
Maximum SYNC Rise, Fall Time	(See Figure 1 and Note 1)	500		_	nS
Minimum SYNC Pulse Width	(See Figure 1 and Note 1)	10	15	nS	
Isolation Interface Section			<u> </u>	l	1
FB Output High Voltage	Rload = 500 ohms	4.0	4.5		V
FB Output Low Voltage	Rload = 50 ohms to 5V	_	0.5	0.85	V
FB Output Pulse Width	R _{BIAS} = 200 Kohms (See Figure 2)	200	300	450	ns
	R _{BIAS} = 39.2 Kohms (See Figure 2)	_	100		ns
FB Output PW Matching			15		ns
Minimum FB Input Pulse Width	(See Figure 2 and Note 1)	_	10	_	ns
Digital Status Output High	LOLINE, RSMODE, lout = - 200uA	4.85	4.95	_	V
Digital Status Output Low	LOLINE, RSMODE, lout = 800µA	_	0.3	0.45	V
V _{DD} Regulator		<u>-</u>		<u> </u>	
V _{DD} Output Voltage	V _{DD} < V _{CC} , No External Load	4.75	5	5.25	V
V _{DD} Line Regulator	7V < V _{cc} < 16.5V		10	50	m∨
V _{DD} Load Regulation	- 3mA < lout < 0mA	_	100	250	mV
V _{DD} Regulator Dropout	No External Load		0.9	1.7	V
V _{DD} Short Circuit Current	$V_{DD} = 0V$	8	30	70	mA
Power Supplies				<u> </u>	
DC Supply Current		_	100	150	uA
Cpd	(Note 2)	_	150		pF

Notes: 1. This parameter not 100% tested in production, but guaranteed by design.

2. Total power dissipation will be determined by associated isolation pulse transformer characteristics. A pulse transformer with a low loss core and at least 5QtH of magnetizing inductance is strongly recommended.




APPLICATIONS INFORMATION

UNDER VOLTAGE LOCKOUT


When power is first applied to the UCC1885, SOFTREF is held at ground until V $_{\rm CC}$ exceeds 2.8V and V $_{\rm DD}$ exceeds 2.4V. Once adequate operating voltages have been established, SOFTREF is released and allowed to charge from an internal 10uA current source. A capacitor from this pin to ground may be used to continue an output soft start after the UCC1885 takes control of the SMPS with feedback communication to the UCC1883. In this case, the dV/dt established on SOFTREF must exceed the dV/dt established on the regulated output by the blind soft start being provided by the UCC1883. Normally the SOFTREF pin will charge to 2.0V, the value of the internal precision reference. Once the internal reference voltage is reached, the current source is disabled and the SOFTREF pin maintains an output impedance of 30K Ω , which, acting with

any soft start capacitance, will then form a single-pole reference noise filter.


If the use of an external reference ($V_{REF} > 2.5V$) is desired, the soft start function can still be maintained on SOFTREF. In this case, the user must also supply a soft start resistor between the external reference and SOFTREF. The value of this resistor should be chosen such that the current sourced into the SOFTREF pin when the voltage reaches 2.0V is at least 20uA, which will allow the UCC1885 to sense the presence of an external reference. Once the external reference is sensed, the internal reference is disconnected from SOFTREF, making it high impedance and eliminating any DC error across the soft start resistor. The minimum value of the soft start resistor



SOFT START WITH INTERNAL REFERENCE FIGURE 3



SOFT START WITH EXTERNAL REFERENCE FIGURE 4



AVERAGE DC CURRENT VERSUS $R_{\scriptsize BIAS}$ (Not including Pulse Transformer Loses)

FIGURE 5

should be limited to allow SOFTREF to pull low during UVLO. The output impedance of SOFTREF during this phase of operation is about 300 ohms to ground.


The final portion of the UCC1885 UVLO sequence occurs when the output of the error amplifier increases above 1.15V. Normally this will not occur until the system reference has charged to some intermediate value. Assuming that adequate operating voltage has also been established, then the isolation interface on the UCC1885 begins transmitting output pulse width control information to the UCC1883 via an isolation pulse transformer. The 1.15V required on the output of the error amplifier guarantees that the UCC1885 will initially begin transmitting information to the primary-side

PWM controller which keeps energy flowing to the secondary allowing the control loop to come into regulation. Once the isolation interface is enabled, the UVLO circuitry ignores all voltages appearing on the output of the error amplifier.

USER BIAS PROGRAMMING


The R_{BIAS} pin may be used to set the amount of quiescent current consumed by certain analog circuits within the UCC1885. A resistor from this pin to ground establishes a user bias current according to the equation

$$I_{BIAS} = \frac{1.2V}{R_{BIAS}}$$



ERROR AMPLIFIER GBW VERSUS R $_{\rm BIAS}$ FIGURE 6

🛮 9348519 0015796 TO6 🖿



OSCILLATOR FREQUENCY VERSUS R_{BIAS} FIGURE 7

Recommended range for R_{BIAS} is 39.2 K Ω to 392 K Ω . Internal circuits on the UCC1885 consume a total quiescent current of 9 • I_{BIAS}, plus some fixed currents amounting to about 50uA at room temperature. Additional dynamic current consumption may be calculated with C_{PD} (see specifications), given a certain oscillator frequency f_{OSC}, from the equation

Also note from the specifications that the voltage on R $_{\scriptsize BIAS}$ is well controlled and thus may be effectively used as another reference voltage in the system.

V_{DD} LOGIC SUPPLY

The internal CMOS logic on the UCC1885 requires a supply limited to 7V. If the value of $V_{\rm CC}$ is anticipated to be below 7V, then $V_{\rm DD}$ should be wired directly to $V_{\rm CC}$ and bypassed with at least 0.01uF. If $V_{\rm CC}$ exceeds 7V, the UCC1885 provides an internal 5V regulator to the $V_{\rm DD}$ pin for running the onboard CMOS logic. At these higher $V_{\rm CC}$ voltages, the $V_{\rm DD}$ pin should be disconnected and bypassed with at least 0.01uF. For this case of internal regulation, $V_{\rm DD}$ bypass capacitance should not exceed 10uF.

ERROR AMPLIFIER

The UCC1885 error amplifier is intended to be the control amplifier for the voltage loop of the ISDN SMPS. It is a low offset, high gain design. Output swing is typically limited to a maximum of 2.7V. The GBW of the amplifier is controlled by the value of $R_{\rm BIAS}$ supplied by the user on pin 1. Input common mode range is between 1V and V $_{\rm CC}$ - 0.5V. If both inputs are beneath the common mode range during soft start,


special circuitry on the UCC1885 guarantees VA out will be very near ground to insure proper startup.

OSCILLATOR


A timing capacitor is connected between \mathbf{C}_{τ} and ground to program a natural oscillator frequency according to the equation

fosc =
$$\frac{1}{C_T \cdot R_{BIAS}}$$

A ramp voltage running from ground to 1.8V is created on the $C_{\scriptscriptstyle T}$ pin. This oscillator may be synchronized to a system clock applied to SYNC. Proper synchronization will only occur if the frequency of the SYNC signal exceeds the natural frequency programmed into the oscillator. A new oscillator cycle (ramp returns to ground) will be initiated on each rising edge of SYNC, with a corresponding decrease in ramp amplitude. SYNC should be wired to ground if this feature is not used. The ramp amplitude represents the maximum value of error amplifier output voltage which may be passed over the isolation interface to the UCC1883. Thus a minimum synchronized ramp amplitude of 1.3V is recommended. The UCC1885 will accept a wide range of duty cycles on the SYNC pin, but rise and fall times of longer than 200ns are not recommended.



OSCILLATOR WAVEFORMS FIGURE 8



UNITRODE INTEGRATED CIRCUITS 7 CONTINENTAL BLVD. • MERRIMACK, NH 03054 TEL. 603-424-2410 • FAX 603-424-3460

TYPICAL APPLICATION FIGURE 9