2 Megabit

 $(256K \times 8)$

OTP

CMOS

EPROM

Features

- Fast Read Access Time 70 ns
- Low Power CMOS Operation 100 μA max. Standby
 - 25 mA max. Active at 5 MHz JEDEC Standard Packages
 - 32-Lead 600-mil PDIP
 - 32-Lead PLCC
- 32-Lead TSOP
- 5V ± 10% Supply
- High Reliability CMOS Technology
 - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid[™] Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27C020 is a low-power, high performance 2,097,152 bit one-time programmable read only memory (OTP EPROM) organized as 256K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 70 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.


In read mode, the AT27C020 typically consumes 8 mA. Standby mode supply current is typically less than 10 $\mu\text{A}.$

(continued)


Pin Configurations

Pin Name	Function
A0 - A17	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe

PDIP, Top View



PLCC Top View



TSOP Top View

Type 1

	,,			
A11 A9 0	1 ,	32 31	410	Œ CE
A8 A13 4	3 ~	30 29	A10 O7	CE
A14 ,,,, [] _	5	28 27	05	Q6
PGM VCC 4	7	26 25	03	04
VPP A16 10	9	24 23	02	GND
A15 A12 12	11	22 21	00	01
A7 A6 14	13	20 19	A1	A0
A5 A4 16	15	18 17	АЗ	A2

0570A

3-171





Description (Continued)

The AT27C020 is available in a choice of industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


With 256K byte storage capability, the AT27C020 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C020 have additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground2.0V to +14.0V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌĒ	PGM	Ai	V_{PP}	Outputs
Read	VIL	VIL	X ⁽¹⁾	Ai	Х	Dout
Output Disable	Χ	ViH	Х	X	Х	High Z
Standby	ViH	Х	Х	X	Х	High Z
Rapid Program (2)	ViL	ViH	VIL	Ai	VPP	DiN
PGM Verify	VIL	V_{1L}	V _{IH}	Ai	V_{PP}	Dout
PGM Inhibit	VIH	X	Χ	X	V _{PP}	High Z
Product Identification (4)	VIL	VIL	X	A9 = V _H ⁽³⁾ A0 = V _{IH} or V _{IL} A1 - A17 = V _{IL}	Х	Identification Code

Notes: 1. X can be VIL or VIH.

2. Refer to Programming characteristics.

3. $V_H = 12.0 \pm 0.5 V$.

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.





DC and AC Operating Conditions for Read Operation

				AT27C020		
		-70	-85	-10	-12	-15
Operating	Com.	0°C - 70°C				
Temperature (Case)	Ind.	-40°C - 85°C				
Vcc Power Supply		5V±10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V _{IN} = 0V to V _{CC}	Com., Ind.		±1	μА
llo	Output Leakage Current	Vout = 0V to Vcc	Com., Ind.		±5	μА
(PP1 (2)	V _{PP} ⁽¹⁾ Read/Standby Current	VPP = VCC			10	μА
ISB	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$			100	μΑ
135	VCC Claridby Current	IsB2 (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$			1	mA
lcc	Vcc Active Current	$f = 5$ MHz, $I_{OUT} = 0$ mA, $\overline{CE} = V_{IL}$			25	mA
VIL	Input Low Voltage			-0.6	0.8	٧
ViH	Input High Voltage			2.0	Vcc + 0.5	V
VoL	Output Low Voltage	loL = 2.1 mA			0.4	V
Vон	Output High Voltage	IOH = -400 μA		2.4		٧

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.

AC Characteristics for Read Operation


			AT27C020										
			-	70	-4	B5	_	10	_	12	- -	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = V _{IL}		70		85		100		120		150	ns
tce (2)	CE to Output Delay	OE = V _{IL}	500	70		85		100		120		150	ns
toE (2, 3)		CE = VIL		35	·	35		35		35		40	ns
t _{DF} (4, 5)	OE or CE High to Output Float, whicheve	er occurred first		25		25		30		35		40	ns
tон	Output Hold from Address, CE or OE, whichever occurred firs		7		0		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information


Vpp may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.

AC Waveforms for Read Operation (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
 - OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE}.
 - OE may be delayed up to tACC toE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels



Output Test Load

Note: CL= 100 pF including jig capacitance.

Pin Capacitance (f = 1 MHz, T = 25°C) (1)


		· , , , , , , , , , , , , , , , , , , ,			
	Тур	Max	Units	Conditions	
Cin	4	8	pF	$V_{IN} = 0V$	·
Cout	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





Programming Waveforms (1)



Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH}.

toe and topp are characteristics of the device but must be accommodated by the programmer. When programming the AT27C020 a 0.1 μF capacitor is required across Vpp and ground to suppress spurious voltage transients.

DC Programming Characteristics

 T_{A} = 25 $\pm~$ 5°C, V_{CC} = 6.5 $\pm~$ 0.25V, V_{PP} = 13.0 $\pm~$ 0.25V

	_	Test	L	Limits		
Symbol	Parameter	Conditions	Min	Max	Units	
lu .	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА	
VIL	Input Low Level		-0.6	0.8	V	
VIH	Input High Level		2.0	V _{CC} + 1	V	
Vol	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V	
Vон	Output High Voltage	I _{OH} = -400 µA	2.4		V	
lcc2	V _{CC} Supply Current (Program and Verify)			40	mA	
IPP2	VPP Supply Current	CE = PGM = V _{IL}		20	mA	
VID	A9 Product Identification Voltage		11.5	12.5	V	

AT27C020

AC Programming Characteristics

 T_{A} = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, V_{PP} = 13.0 \pm 0.25V

Sym- bol	Test Conditions* (1)	Lin Min	nits Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μs
tan	Address Hold Time	0		μs
tDH	Data Hold Time	2		μS
tDFP	OE High to Out- put Float Delay ⁽²⁾	0	130	ns
typs	V _{PP} Setup Time	2		μS
tvcs	V _{CC} Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	95	105	μS
toE	Data Valid from OE		150	ns
tprt	V _{PP} Pulse Rise Time During Programming	50		ns

*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%	6)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.


- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- 3. Program Pulse width tolerance is 100 $\mu sec \pm 5\%$.

Atmel's 27C020 Integrated Product Identification Code

		Pins								Hex
Codes	AO	07	O6	O 5	04	О3	Q 2	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	0	1	1	0	86

Rapid Programming Algorithm

A 100 μs \overline{PGM} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 μs \overline{PGM} pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.







Ordering Information

tacc (ns)	Icc (mA)				
	Active	Standby	Ordering Code	Package	Operation Range
70	25	0.1	AT27C020-70JC AT27C020-70PC AT27C020-70TC	32J 62P6 32T	Commercial (0°C to 70°C)
	25.	1.01	AT27C020-70JI AT27C020-70PI AT27C020-70TI	32J 32P6 32T	Industrial (-40°C to 85°C)
85	25	0.1	AT27C020-85JC AT27C020-85PC AT27C020-85TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C020-85JI AT27C020-85PI AT27C020-85TI	32J 32P6 32T	Industrial (-40°C to 85°C)
100	25	0.1	AT27C020-10JC AT27C020-10PC AT27C020-10TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C020-10JI AT27C020-10PI AT27C020-10TI	32J 32P6 32T	Industrial (-40°C to 85°C)
120	25	0.1	AT27C020-12JC AT27C020-12PC AT27C020-12TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C020-12JI AT27C020-12PI AT27C020-12TI	32J 32P6 32T	Industrial (-40°C to 85°C)
150	25	0.1	AT27C020-15JC AT27C020-15PC AT27C020-15TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C020-15JI AT27C020-15PI AT27C020-15TI	32J 32P6 32T	Industrial (-40°C to 85°C)

= Preliminary Information

	Package Type	
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)	
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)	