

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VCX16843FT

Low-Voltage 18-Bit D-Type Latch with 3.6-V Tolerant Inputs and Outputs

The TC74VCX16843FT is a high-performance CMOS 18-bit D-type latch. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation.


It is also designed with overvoltage tolerant inputs and outputs up to 3.6 V.

The TC74VCX16843FT can be used as two 9-bit latches or one 18-bit latch. The 18 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 9-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs. CLR and PR are independent of the LE and are accomplished by setting the appropriate input low. When the OE input is high, the outputs are in a high-impedance state. This device is designed to be used with 3-state memory address drivers, etc.

All inputs are equipped with protection circuits against static discharge.

Features


- Low-voltage operation: $V_{CC} = 1.8$ to 3.6 V
- High-speed operation : $t_{pd} = 3.0$ ns (max) ($V_{CC} = 3.0$ to 3.6 V)
: $t_{pd} = 3.7$ ns (max) ($V_{CC} = 2.3$ to 2.7 V)
: $t_{pd} = 7.4$ ns (max) ($V_{CC} = 1.8$ V)
- Output current: $I_{OH}/I_{OL} = \pm 24$ mA (min) ($V_{CC} = 3.0$ V)
: $I_{OH}/I_{OL} = \pm 18$ mA (min) ($V_{CC} = 2.3$ V)
: $I_{OH}/I_{OL} = \pm 6$ mA (min) ($V_{CC} = 1.8$ V)
- Latch-up performance: ± 300 mA
- ESD performance: Machine model $> \pm 200$ V
: Human body model $> \pm 2000$ V
- Package: TSSOP (thin shrink small outline package)
- 3.6-V tolerant function and power-down protection provided on all inputs and outputs




TSSOP56-P-0061-0.50

Weight: 0.25 g (typ.)

Pin Assignment (top view)



IEC Logic Symbol





Truth Table (each 9-bit latch)

Inputs					Output Q
\overline{PR}	\overline{CLR}	\overline{OE}	LE	D	
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Qn
X	X	H	X	X	Z

X: Don't care

Z: High impedance

Qn: Q outputs are latched at the time when the LE input is taken to a low logic level.

System Diagram

Maximum Ratings

Characteristics	Symbol	Rating	Unit
Power supply voltage	V_{CC}	–0.5 to 4.6	V
DC input voltage	V_{IN}	–0.5 to 4.6	V
DC output voltage	V_{OUT}	–0.5 to 4.6 (Note 1)	V
		–0.5 to $V_{CC} + 0.5$ (Note 2)	
Input diode current	I_{IK}	–50	mA
Output diode current	I_{OK}	± 50 (Note 3)	mA
DC output current	I_{OUT}	± 50	mA
Power dissipation	P_D	400	mW
DC V_{CC} /ground current per supply pin	I_{CC}/I_{GND}	± 100	mA
Storage temperature	T_{stg}	–65 to 150	°C

Note 1: OFF state

Note 2: High or low state. I_{OUT} absolute maximum rating must be observed.

Note 3: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$

Recommended Operating Range

Characteristics	Symbol	Rating	Unit
Power supply voltage	V_{CC}	1.8 to 3.6	V
		1.2 to 3.6 (Note 4)	
Input voltage	V_{IN}	–0.3 to 3.6	V
Output voltage	V_{OUT}	0 to 3.6 (Note 5)	V
		0 to V_{CC} (Note 6)	
Output current	I_{OH}/I_{OL}	± 24 (Note 7)	mA
		± 18 (Note 8)	
		± 6 (Note 9)	
Operating temperature	T_{opr}	–40 to 85	°C
Input rise and fall time	dt/dv	0 to 10 (Note 10)	ns/V

Note 4: Data retention only

Note 5: OFF state

Note 6: High or low state

Note 7: $V_{CC} = 3.0$ to 3.6 V

Note 8: $V_{CC} = 2.3$ to 2.7 V

Note 9: $V_{CC} = 1.8$ V

Note 10: $V_{IN} = 0.8$ to 2.0 V, $V_{CC} = 3.0$ V

Electrical Characteristics**DC Characteristics (Ta = -40 to 85°C, 2.7 V < V_{CC} ≤ 3.6 V)**

Characteristics		Symbol	Test Condition		V _{CC} (V)	Min	Max	Unit	
Input voltage	H-level		—	2.7 to 3.6					
	L-level	V _{IL}	—	2.7 to 3.6	—	0.8	—		
Output voltage	H-level	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -100 μA	2.7 to 3.6	V _{CC} - 0.2	—	V	
				I _{OH} = -12 mA	2.7	2.2	—		
				I _{OH} = -18 mA	3.0	2.4	—		
				I _{OH} = -24 mA	3.0	2.2	—		
	L-level	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 100 μA	2.7 to 3.6	—	0.2		
				I _{OL} = 12 mA	2.7	—	0.4		
				I _{OL} = 18 mA	3.0	—	0.4		
				I _{OL} = 24 mA	3.0	—	0.55		
Input leakage current		I _{IN}	V _{IN} = 0 to 3.6 V		2.7 to 3.6	—	±5.0	μA	
3-state output OFF state current		I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		2.7 to 3.6	—	±10.0	μA	
Power-off leakage current		I _{OFF}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	—	10.0	μA	
Quiescent supply current		I _{CC}	V _{IN} = V _{CC} or GND V _{CC} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		2.7 to 3.6	—	20.0	μA	
Increase in I _{CC} per input		ΔI _{CC}	V _{IH} = V _{CC} - 0.6 V		2.7 to 3.6	—	750		

DC Characteristics (Ta = -40 to 85°C, 2.3 V ≤ V_{CC} ≤ 2.7 V)

Characteristics		Symbol	Test Condition		V _{CC} (V)	Min	Max	Unit	
Input voltage	H-level		—	2.3 to 2.7	1.6	—			
	L-level	V _{IL}	—	2.3 to 2.7	—	0.7			
Output voltage	H-level	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -100 μA	2.3 to 2.7	V _{CC} - 0.2	—	V	
				I _{OH} = -6 mA	2.3	2.0	—		
				I _{OH} = -12 mA	2.3	1.8	—		
				I _{OH} = -18 mA	2.3	1.7	—		
	L-level	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 100 μA	2.3 to 2.7	—	0.2		
				I _{OL} = 12 mA	2.3	—	0.4		
				I _{OL} = 18 mA	2.3	—	0.6		
				I _{OL} = 24 mA	2.3 to 2.7	—	0.8		
Input leakage current		I _{IN}	V _{IN} = 0 to 3.6 V		2.3 to 2.7	—	±5.0	μA	
3-state output OFF state current		I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		2.3 to 2.7	—	±10.0	μA	
Power-off leakage current		I _{OFF}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	—	10.0	μA	
Quiescent supply current		I _{CC}	V _{IN} = V _{CC} or GND V _{CC} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		2.3 to 2.7	—	20.0	μA	

DC Characteristics ($T_a = -40$ to 85°C , $1.8 \text{ V} \leq V_{CC} < 2.3 \text{ V}$)

Characteristics		Symbol	Test Condition		$V_{CC} (\text{V})$	Min	Max	Unit	
Input voltage	H-level	V_{IH}	—		1.8 to 2.3	$0.7 \times V_{CC}$	—	V	
	L-level	V_{IL}	—		1.8 to 2.3	—	$0.2 \times V_{CC}$		
Output voltage	H-level	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -100 \mu\text{A}$	1.8	$V_{CC} - 0.2$	—	V	
				$I_{OH} = -6 \text{ mA}$	1.8	1.4	—		
	L-level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 100 \mu\text{A}$	1.8	—	0.2		
				$I_{OL} = 6 \text{ mA}$	1.8	—	0.3		
Input leakage current		I_{IN}	$V_{IN} = 0$ to 3.6 V		1.8	—	± 5.0	μA	
3-state output OFF state current		I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = 0$ to 3.6 V		1.8	—	± 10.0	μA	
Power-off leakage current		I_{OFF}	$V_{IN}, V_{OUT} = 0$ to 3.6 V		0	—	10.0	μA	
Quiescent supply current		I_{CC}	$V_{IN} = V_{CC}$ or GND		1.8	—	20.0	μA	
			$V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 \text{ V}$		1.8	—	± 20.0		

AC Characteristics ($T_a = -40$ to 85°C , input: $t_r = t_f = 2.0$ ns, $C_L = 30$ pF, $R_L = 500 \Omega$)

Characteristics	Symbol	Test Condition	V_{CC} (V)	Min	Max	Unit
Propagation delay time (D-Q)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.8	1.5	7.4	ns
			2.5 ± 0.2	0.8	3.7	
			3.3 ± 0.3	0.6	3.0	
Propagation delay time (LE-Q)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.8	1.5	8.8	ns
			2.5 ± 0.2	0.8	4.4	
			3.3 ± 0.3	0.6	3.5	
Propagation delay time (\overline{PR} -Q)	t_{pLH}	Figure 1, Figure 3	1.8	1.5	9.8	ns
			2.5 ± 0.2	0.8	5.6	
			3.3 ± 0.3	0.6	4.0	
Propagation delay time (\overline{CLR} -Q)	t_{pHL}	Figure 1, Figure 3	1.8	1.5	9.2	ns
			2.5 ± 0.2	0.8	4.6	
			3.3 ± 0.3	0.6	3.7	
3-state output enable time	t_{pZL} t_{pZH}	Figure 1, Figure 4	1.8	1.5	9.8	ns
			2.5 ± 0.2	0.8	4.9	
			3.3 ± 0.3	0.6	3.8	
3-state output disable time	t_{pLZ} t_{pHZ}	Figure 1, Figure 4	1.8	1.5	7.6	ns
			2.5 ± 0.2	0.8	4.2	
			3.3 ± 0.3	0.6	3.7	
Minimum pulse width (LE, \overline{PR} , \overline{CLR})	t_W (H) t_W (L)	Figure 1, Figure 2, Figure 3	1.8	4.0	—	ns
			2.5 ± 0.2	1.5	—	
			3.3 ± 0.3	1.5	—	
Minimum setup time	t_s	Figure 1, Figure 2	1.8	2.5	—	ns
			2.5 ± 0.2	1.5	—	
			3.3 ± 0.3	1.5	—	
Minimum hold time	t_h	Figure 1, Figure 2	1.8	1.0	—	ns
			2.5 ± 0.2	1.0	—	
			3.3 ± 0.3	1.0	—	
Minimum removal time	t_{rem}	Figure 1, Figure 5	1.8	4.0	—	ns
			2.5 ± 0.2	3.0	—	
			3.3 ± 0.3	2.0	—	
Output to output skew	t_{osLH} t_{osHL}	(Note 11)	1.8	—	0.5	ns
			2.5 ± 0.2	—	0.5	
			3.3 ± 0.3	—	0.5	

For $C_L = 50$ pF, add approximately 300 ps to the AC maximum specification.

Note 11: Parameter guaranteed by design.

$$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$$

Dynamic Switching Characteristics(Ta = 25°C, input: t_r = t_f = 2.0 ns, C_L = 30 pF, R_L = 500 Ω)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Typ.	Unit
Quiet output maximum dynamic V _{OL}	V _{OLP}	V _{IH} = 1.8 V, V _{IL} = 0 V (Note 12)	1.8	0.25	V
		V _{IH} = 2.5 V, V _{IL} = 0 V (Note 12)	2.5	0.6	
		V _{IH} = 3.3 V, V _{IL} = 0 V (Note 12)	3.3	0.8	
Quiet output minimum dynamic V _{OL}	V _{OLV}	V _{IH} = 1.8 V, V _{IL} = 0 V (Note 12)	1.8	-0.25	V
		V _{IH} = 2.5 V, V _{IL} = 0 V (Note 12)	2.5	-0.6	
		V _{IH} = 3.3 V, V _{IL} = 0 V (Note 12)	3.3	-0.8	
Quiet output minimum dynamic V _{OH}	V _{OHV}	V _{IH} = 1.8 V, V _{IL} = 0 V (Note 12)	1.8	1.5	V
		V _{IH} = 2.5 V, V _{IL} = 0 V (Note 12)	2.5	1.9	
		V _{IH} = 3.3 V, V _{IL} = 0 V (Note 12)	3.3	2.2	

Note 12: Parameter guaranteed by design.

Capacitive Characteristics (Ta = 25°C)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Typ.	Unit
Input capacitance	C _{IN}	—	1.8, 2.5, 3.3	6	pF
Output capacitance	C _{OUT}	—	1.8, 2.5, 3.3	7	pF
Power dissipation capacitance	C _{PD}	f _{IN} = 10 MHz (Note 13)	1.8, 2.5, 3.3	20	pF

Note 13: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC\ (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/18 \text{ (per bit)}$$

AC Test Circuit






Figure 1

AC Waveform

Figure 2 t_{pLH}, t_{pHL}, t_w, t_s, t_hFigure 3 t_{pLH}, t_{pHL}, t_w




Figure 4 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}





Figure 5 t_{rem}

Symbol	V_{CC}		
	$3.3 \pm 0.3\text{ V}$	$2.5 \pm 0.2\text{ V}$	1.8 V
V_{IH}	2.7 V	V_{CC}	V_{CC}
V_M	1.5 V	$V_{CC}/2$	$V_{CC}/2$
V_X	$V_{OL} + 0.3\text{ V}$	$V_{OL} + 0.15\text{ V}$	$V_{OL} + 0.15\text{ V}$
V_Y	$V_{OH} - 0.3\text{ V}$	$V_{OH} - 0.15\text{ V}$	$V_{OH} - 0.15\text{ V}$

Package Dimensions

TSSOP56-P-0061-0.50

Unit : mm



Weight: 0.25 g (typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.