

### Features

- Very high speed: 45 ns
- Temperature ranges: □ Industrial: -40 °C to +85 °C
- Wide voltage range: 2.2 V to 3.6 V
- Pin compatible with CY62128DV30
- Ultra low standby power
   □ Typical standby current: 1 µA
   □ Maximum standby current: 4 µA
- Ultra low active power
   Typical active current: 1.3 mA at f = 1 MHz
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Offered in Pb-free 32-pin SOIC, 32-pin thin small outline package (TSOP) Type I, and 32-pin shrunk thin small outline package (STSOP) packages


### Logic Block Diagram

### **Functional Description**

The CY62128EV30 is a high performance CMOS static RAM module organized as 128K words by 8-bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW). The eight input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or a write operation is in progress ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH and WE LOW).

To write to the device, take chip enable ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and write enable (WE) inputs LOW. Data on the eight I/O pins is then written into the location specified on the address pin (A<sub>0</sub> through A<sub>16</sub>).

To read from the device, take chip enable ( $\overline{CE}_1$  LOW and  $CE_2$  <u>HIGH</u>) and output enable ( $\overline{OE}$ ) LOW while forcing write enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.



198 Champion Court

•

San Jose, CA 95134-1709 • 408-943-2600 Revised June 25, 2011



# CY62128EV30 MoBL<sup>®</sup>

## Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	

Truth Table	11
Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	
Products	18
PSoC Solutions	18



### **Pin Configuration**




Figure 3. 32-pin SOIC <sup>[1]</sup>

Top View

NC		32	Vcc
A <sub>16</sub>	2	31	A <sub>15</sub>
A <sub>14</sub>	3	30	CE <sub>2</sub>
A <sub>12</sub>	4	29	WE
A <sub>7</sub>	5	28	A <sub>13</sub>
A <sub>6</sub>	6	27	A8
A5	7	26	A9
A <sub>4</sub>	8	25	A <sub>11</sub>
A <sub>3</sub>	9	24	
A <sub>2</sub>	10	23	A <sub>10</sub>
A <sub>1</sub>	11	22	CE <sub>1</sub>
A <sub>0</sub>	12	21	1/O7
I/O <sub>0</sub>	13	20	I/O <sub>6</sub>
I/O <sub>1</sub>	14	19	I/O <sub>5</sub>
I/O <sub>2</sub>	15	18	I/O <sub>4</sub>
GND	16	17	I/O <sub>3</sub>

## **Product Portfolio**

				nge V <sub>CC</sub> Range (V)					Power Di	ssipation						
Product	Range	V <sub>CC</sub> Range (V)				V <sub>CC</sub> Range (V)		<sub>CC</sub> Range (V)		V <sub>CC</sub> Range (V)		V <sub>CC</sub> Range (V)		(ns) Operating I <sub>CC</sub> (mA)		1
					( - )	f = 1 MHz f = f <sub>max</sub>		Standby Ι <sub>SB2</sub> (μΑ)								
		Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	Тур [2]	Max					
CY62128EV30LL	Industrial	2.2	3.0	3.6	45	1.3	2.0	11	16	1	4					

#### Notes

1. NC pins are not connected on the die.

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature	–65 °C to +150 °C
Ambient temperature with power applied	–55 °C to +125 °C
Supply voltage to ground potential	–0.3 V to V <sub>CC(max)</sub> + 0.3 V
DC voltage applied to outputs in high Z State $^{[3, 4]}$	–0.3 V to V <sub>CC(max)</sub> + 0.3 V

DC input voltage $[3, 4]$ 0.3 V to V <sub>CC(max)</sub> + 0.3 V	Ι
Output current into outputs (LOW) 20 mA	4
Static discharge voltage (MIL-STD-883, method 3015)> 2001 \	/
Latch-up current> 200 mA	4

## **Operating Range**

Device	Range	Ambient Temperature	<b>V<sub>CC</sub></b> <sup>[5]</sup>
CY62128EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

## **Electrical Characteristics**

Over the Operating Range

Demonster	Description	Test Ca		45	ial)	Unit	
Parameter	Description	Test Conditions		Min	<b>Typ</b> <sup>[6]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA		2.0	-	-	V
		I <sub>OH</sub> = -1.0 mA, V <sub>0</sub>	<sub>CC</sub> ≥ 2.70 V	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA		-	-	0.4	V
		I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub>	<u>; ≥</u> 2.70 V	-	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 2.2 V to 2.7	٧٧	1.8	-	V <sub>CC</sub> + 0.3 V	V
		V <sub>CC</sub> = 2.7 V to 3.6	V	2.2	-	$V_{CC}$ + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7	′∨	-0.3	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6	V	-0.3	-	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}, c$	output disabled	-1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	-	11	16	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	-	1.3	2.0	mA
I <sub>SB1</sub> <sup>[7]</sup>	Automatic CE power-down current — CMOS inputs	$\frac{\overline{CE}_{1} \ge V_{CC} - 0.2 \text{ V}}{V_{IN} \ge V_{CC} - 0.2 \text{ V}}$ $f = f_{max} (address a)$ $f = 0 (OE and WE)$	, V <sub>IN</sub> <u>&lt;</u> 0.2 V and data only),	-	1	4	μA
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE power-down current — CMOS inputs	$\frac{\overline{CE}_{1} \ge V_{CC} - 0.2 V}{V_{IN} \ge V_{CC} - 0.2 V} \\ f = 0, V_{CC} = 3.60 V$	′ or V <sub>IN</sub> < 0.2 V,	-	1	4	μA

Notes

- 3.  $V_{IL(min)}$  = -2.0 V for pulse durations less than 20 ns.

- V<sub>IL</sub>(min) = -2.0 v for pulse durations less than 20 ns.
   V<sub>IL</sub>(max) = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full device AC operation assumes a 100 µs ramp time from 0 to V<sub>CC</sub>(min) and 200 µs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance


Parameter [8]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**

Parameter <sup>[8]</sup>	Description	Test Conditions	32-pin TSOP I	32-pin SOIC	32-pin STSOP	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	33.01	48.67	32.56	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		3.42	25.86	3.59	°C/W

### AC Test Loads and Waveforms





Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V





### **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions		Min	<b>Typ</b> <sup>[9]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention			1.5	-	-	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current		Industrial	_	_	3	μA
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time			0	-	-	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time			45	_	-	ns

### **Data Retention Waveform**





Notes

- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C. 10. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating. 11. Tested initially and after any design or process changes that may affect these parameters. 12. Full device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub>  $\geq$  100 µs or stable at V<sub>CC(min)</sub>  $\geq$  100 µs. 13. CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.



## **Switching Characteristics**

Over the Operating Range


Parameter <sup>[14, 15]</sup>	Description	45 ns (Ir	45 ns (Industrial)		
Parameter (19, 19)	Description Min			Unit	
Read Cycle				·	
t <sub>RC</sub>	Read cycle time	45	_	ns	
t <sub>AA</sub>	Address to data valid	-	45	ns	
t <sub>OHA</sub>	Data hold from address change	10	_	ns	
t <sub>ACE</sub>	CE LOW to data valid	-	45	ns	
t <sub>DOE</sub>	OE LOW to data valid	-	22	ns	
t <sub>LZOE</sub>	OE LOW to low Z <sup>[16]</sup>	5	-	ns	
t <sub>HZOE</sub>	OE HIGH to high Z [16, 17]	-	18	ns	
t <sub>LZCE</sub>	CE LOW to low Z <sup>[16]</sup>	10	-	ns	
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[16, 17]</sup>	-	18	ns	
t <sub>PU</sub>	CE LOW to power-up	0	-	ns	
t <sub>PD</sub>	CE HIGH to power-down	-	45	ns	
Write Cycle <sup>[18]</sup>					
t <sub>WC</sub>	Write cycle time	45	-	ns	
t <sub>SCE</sub>	CE LOW to write end	35	-	ns	
t <sub>AW</sub>	Address setup to write end	35	_	ns	
t <sub>HA</sub>	Address hold from write end		-	ns	
t <sub>SA</sub>	Address setup to write start		-	ns	
t <sub>PWE</sub>	WE pulse width		_	ns	
t <sub>SD</sub>	Data setup to write end	25	-	ns	
t <sub>HD</sub>	Data hold from write end	0	-	ns	
t <sub>HZWE</sub>	WE LOW to high Z <sup>[16, 17]</sup>	-	18	ns	
t <sub>LZWE</sub>	WE HIGH to low Z [16]	10	-	ns	


Notes


14. CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.
15. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>0L</sub>/I<sub>0H</sub> as shown in the AC Test Loads and Waveforms on page 5.
16. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZVE</sub>, and t<sub>HZWE</sub> for any given device.
17. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enter a high impedance state.
18. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>L</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



### **Switching Waveforms**







Notes

- 19. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write. 20. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{CE}_2 = V_{IH}$ .

21.  $\overline{\text{WE}}$  is HIGH for read cycle. 22. CE is the logical combination of  $\overline{CE_1}$  and  $CE_2$ . When  $\overline{CE_1}$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE_1}$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH. 23. Address valid before or similar to  $\overline{CE_1}$  transition LOW and  $CE_2$  transition HIGH.



### Switching Waveforms (continued)





Figure 8. Write Cycle No. 1 (WE Controlled) <sup>[24, 25, 26, 27]</sup>

Figure 9. Write Cycle No. 2 ( $\overline{CE}_1$  or  $CE_2$  Controlled) <sup>[24, 25, 26, 27]</sup>



#### Notes

Notes 24. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write. 25.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH. 26. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 27. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state. 28. During this period, the I/Os are in output state. Do not apply input signals.



### Switching Waveforms (continued)




Figure 10. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [29, 30]

**Notes** 29.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH. 30. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with WE HIGH, the output remains in high impedance state. 31. During this period, the I/Os are in output state. Do not apply input signals.



### **Truth Table**

CE <sub>1</sub>	CE2	WE	OE	Inputs/Outputs	Mode	Power
Н	X <sup>[32]</sup>	Х	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
X <sup>[32]</sup>	L	Х	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data out	Read	Active (I <sub>CC</sub> )
L	н	L	Х	Data in	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

Note 32. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128EV30LL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128EV30LL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY62128EV30LL-45ZAXI	51-85094	32-pin STSOP (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**





## Package Diagrams

Figure 11. 32-pin Molded SOIC (450 Mil) S32.45/SZ32.45, 51-85081



51-85081 \*C



### Package Diagrams (continued)




Figure 12. 32-pin TSOP I (8 × 20 × 1.0 mm) Z32, 51-85056

51-85056 \*F

Document #: 38-05579 Rev. \*J



## Package Diagrams (continued)




Figure 13. 32-pin Small TSOP (8 × 13.4 × 1.2 mm) ZA32, 51-85094

51-85094 \*F





## Acronyms

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
OE	output enable		
SOIC	small outline integrated circuit		
SRAM	static random access memory		
STSOP	shrunk thin small outline package		
TSOP	thin small outline package		
WE	write enable		

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	Mega Hertz
μA	micro Amperes
μS	micro seconds
mA	milli Amperes
mm	milli meter
ns	nano seconds
Ω	ohms
%	percent
pF	pico Farad
V	Volts
W	Watts





## **Document History Page**

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	285473	See ECN	PCI	New Data Sheet
*A	461631	See ECN	NXR	Converted from Preliminary to Final Removed 35 ns Speed Bin Removed "L" version of CY62128EV30 Removed Reverse TSOP I package from Product offering. Changed I <sub>CC (Typ)</sub> from 8 mA to 11 mA and I <sub>CC (Max)</sub> from 12 mA to 16 mA for f = $f_{max}$ Changed I <sub>CC (max)</sub> from 1.5 mA to 2.0 mA for f = 1 MHz Changed I <sub>SB2 (max)</sub> from 1 $\mu$ A to 4 $\mu$ A Changed I <sub>SB2 (max)</sub> from 0.5 $\mu$ A to 1 $\mu$ A Changed I <sub>SB2 (Typ)</sub> from 0.5 $\mu$ A to 1 $\mu$ A Changed I <sub>CCDR (max)</sub> from 1 $\mu$ A to 3 $\mu$ A Changed the AC Test load Capacitance value from 50 pF to 30 pF Changed t <sub>LZOE</sub> from 3 to 5 ns Changed t <sub>LZCE</sub> from 6 to 10 ns Changed t <sub>PWE</sub> from 30 to 35 ns Changed t <sub>LZWE</sub> from 6 to 10 ns Updated the Ordering Information table.
*B	464721	See ECN	NXR	Updated the Block Diagram on page # 1
*C	1024520	See ECN	VKN	Added final Automotive-A and Automotive-E information Added footnote #9 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Updated Ordering Information table
*D	2257446	See ECN	NXR	Changed the Maximum rating of Ambient Temperature with Power Applied from $55^{\circ}$ C to $+125^{\circ}$ C to $-55^{\circ}$ C to $+125^{\circ}$ C.
*E	2702841	05/06/2009	VKN/PYRS	Added -45SXA part in the Ordering Information table Corrected "t <sub>PD</sub> " spec description in the "Switching Characteristics" table.
*F	2781490	10/08/2009	VKN	Included "CY62128EV30LL-45ZAXA" part in the Ordering Information table
*G	2934428	06/03/10	VKN	Added footnote #21 related to chip enable Updated package diagrams Updated template
*H	3026548	09/12/2010	AJU	Updated Pin Configuration Added Ordering Code Definitions Added Acronyms and Units of Measure Minor edits
*	3115909	01/06/2011	RAME	Separated Automotive and Industrial parts from this datasheet. Removed Automotive info completely
*J	3292906	06/25/2011	AJU	Removed the Note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com." and its reference in Functional Description. Updated Package Diagrams. Updated in new template.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05579 Rev. \*J

Revised June 25, 2011

Page 18 of 18

All products and company names mentioned in this document may be the trademarks of their respective holders.