

M81722FP

HIGH VOLTAGE HALF BRIDGE DRIVER

DESCRIPTION

M81722FP is high voltage Power MOSFET and IGBT driver for half bridge applications.


FEATURES

- FLOATING SUPPLY VOLTAGE 600V
- OUTPUT CURRENT ±3A (typ)
- UNDERVOLTAGE LOCKOUT
- INPUT FILTER
- SOP-8 PACKAGE

APPLICATIONS


MOSFET and IGBT driver for PDP,HID lamp, refrigerator, air-conditioner, washing machine, AC-servomotor and general purpose.

PIN CONFIGURATION (TOP VIEW)



Outline:8P2S

BLOCK DIAGRAM



M81722FP

HIGH VOLTAGE HALF BRIDGE DRIVER

ABSOLUTE MAXIMUM RATINGS (Ta=25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Ratings	Unit
V _B	High Side Floating Supply Absolute Voltage		-0.5 ~ 624	V
V _S	High Side Floating Supply Offset Voltage		V _B -24 ~ V _B +0.5	V
V _{BS}	High Side Floating Supply Voltage	V _{BS} = V _B -V _S	-0.5 ~ 24	V
V _{HO}	High Side Output Voltage		V _S -0.5 ~ V _B +0.5	V
V _{CC}	Low Side Fixed Supply Voltage		-0.5 ~ 24	V
V _{LO}	Low Side Output Voltage		-0.5 ~ V _{CC} +0.5	V
V _{IN}	Logic Input Voltage	HIN, LIN	-0.5 ~ V _{CC} +0.5	V
P _d	Package Power Dissipation	T _a = 25°C , On Board	0.6	W
K θ	Linear Derating Factor	T _a > 25°C , On Board	4.8	mW/°C
R _{th(j-c)}	Junction - Case Thermal Resistance		50	°C/W
T _j	Junction Temperature		-20 ~ 150*	°C
T _{opr}	Operation Temperature		-20 ~ 125	°C
T _{stg}	Storage Temperature		-40 ~ 150	°C
T _L	Solder heat-proof(flow)	For RoHS	260 (10s)	°C


* Please adjust the V_S potential to 500V or less when the junction temperature (T_j) exceeds 125°C.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _B	High Side Floating Supply Absolute Voltage		V _S +10	—	V _S +20	V
V _S	High Side Floating Supply Offset Voltage	V _B > 10V	-5	—	500	V
V _{BS}	High Side Floating Supply Voltage	V _{BS} = V _B -V _S	10	—	20	V
V _{HO}	High Side Output Voltage		V _S	—	V _B	V
V _{CC}	Low Side Fixed Supply Voltage		10	—	20	V
V _{LO}	Logic Supply Voltage		0	—	V _{CC}	V
V _{IN}	Logic Input Voltage	HIN, LIN	0	—	7	V

* For proper operation, the device should be used within the recommended conditions.

THERMAL DERATING FACTOR CHARACTERISTIC (ABSOLUTE MAXIMUM RATINGS)




ELECTRICAL CHARACTERISTICS (Ta = 25°C, Vcc=Vbs(=Vb-Vs)=15V, unless otherwise specified)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.*	Max.	
IFS	Floating Supply Leakage Current	V _B = V _S = 600V	—	—	1.0	μA
IBS	V _{BS} standby Current	H _{IN} = L _{IN} = 0V	—	0.2	0.5	mA
ICC	V _{CC} standby Current	H _{IN} = L _{IN} = 0V	—	0.6	1.0	mA
VOH	High Level Output Voltage	I _O = 0A, LO, HO	13.8	14.4	—	V
VOL	Low Level Output Voltage	I _O = 0A, LO, HO	—	—	0.1	V
VIH	High Level Input Threshold Voltage	H _{IN} , L _{IN}	4.0	—	—	V
VIL	Low Level Input Threshold Voltage	H _{IN} , L _{IN}	—	—	0.8	V
I _{IH}	High Level Input Bias Current	V _{IN} = 5V	—	17	40	μA
I _{IL}	Low Level Input Bias Current	V _{IN} = 0V	—	—	1	μA
V _{BSuvr}	V _{BS} Supply UV Reset Voltage		8.0	8.9	9.8	V
V _{BSuvh}	V _{BS} Supply UV Hysteresis Voltage		0.3	0.7	—	V
t _{VBSuv}	V _{BS} Supply UV Filter Time		—	7.5	—	μs
V _{CCuvr}	V _{CC} Supply UV Reset Voltage		8.0	8.9	9.8	V
V _{CCuvh}	V _{CC} Supply UV Hysteresis Voltage		0.3	0.7	—	V
t _{VCCuv}	V _{CC} Supply UV Filter Time		—	7.5	—	μs
V _{Ponr}	Power-On Reset Voltage		—	—	6.0**	V
t _{Ponr(FIL)}	Power-On Reset Filter Time		300**	—	—	ns
I _{OH}	Output High Level Short Circuit Pulsed Current	V _O = 0V, V _{IN} = 5V, PWD < 10μs	2.0	3.0	—	A
I _{OL}	Output Low Level Short Circuit Pulsed Current	V _O = 15V, V _{IN} = 0V, PWD < 10μs	2.0	3.0	—	A
R _{OH}	Output High Level On Resistance	I _O = -200mA, R _{OH} = (V _{OH} -V _O) / I _O	—	10	20	Ω
R _{OL}	Output Low Level On Resistance	I _O = 200mA, R _{OL} = V _O / I _O	—	2.5	3.0	Ω
tdLH(HO)	High Side Turn-On Propagation Delay	CL = 1000pF between HO-V _S	—	200	280	ns
tdHL(HO)	High Side Turn-Off Propagation Delay	CL = 1000pF between HO-V _S	—	180	260	ns
trH	High Side Turn-On Rise Time	CL = 1000pF between HO-V _S	—	25	45	ns
tfH	High Side Turn-Off Fall Time	CL = 1000pF between HO-V _S	—	20	35	ns
tdLH(LO)	Low Side Turn-On Propagation Delay	CL = 1000pF between LO-GND	—	200	280	ns
tdHL(LO)	Low Side Turn-Off Propagation Delay	CL = 1000pF between LO-GND	—	180	260	ns
trL	Low Side Turn-On Rise Time	CL = 1000pF between LO-GND	—	25	45	ns
tfL	Low Side Turn-Off Fall Time	CL = 1000pF between LO-GND	—	20	35	ns
ΔtdLH	Delay Matching, High Side and Low Side Turn-On	tdLH (HO) -tdLH (LO)	—	0	30	ns
ΔtdHL	Delay Matching, High Side and Low Side Turn-Off	tdHL (HO) -tdHL (LO)	—	0	30	ns
IN(FIL)	Input Filter Time	CONVEX PULSE : H _{IN} , L _{IN}	—	100	—	ns
		CONCAVE PULSE : H _{IN} , L _{IN}	—	100	—	ns

* Typ. is not specified
 ** High Side Circuit Only


TIMING REQUIREMENT



FUNCTION TABLE

HIN	LIN	V _{BS} UV	V _{CC} UV	HO	LO	Behavioral state
H→L	L	H	H	L	L	LO = HO = Low
H→L	H	H	H	L	H	LO = High
L→H	L	H	H	H	L	HO = High
L→H	H	H	H	H	H	LO = HO = High
X	L	L	H	L	L	HO = Low, V _{BS} UV tripped
X	H	L	H	L	H	LO = High, V _{BS} UV tripped
H→L	X	H	L	L	L	LO = Low, V _{CC} UV tripped
L→H	X	H	L	L	L	HO = LO = Low, V _{CC} UV tripped

- Note1 : "L" state of V_{BS} UV, V_{CC} UV means that UV trip voltage.
 2 : When input signal (HIN and LIN) is "H" at the same time, then output signal (Both HO and LO) is "H".
 3 : X(HIN) : L→H or H→L, X(LIN) : H or L.
 4 : Output signal (HO) is triggered by the edge of input signal.




TIMING DIAGRAM


1. Input/Output Timing Diagram

HIGH ACTIVE (When input signal (HIN or LIN) is "H", then output signal (HO or LO) is "H".)

Because there is not interlock circuit, in the case of both input signals (HIN and LIN) are "H", output signals (HO and LO) become "H".




2. Operation sequence Diagram



• Logic During UV Error

Error Signal	HO	LO
UV Error (Vcc)	HO is locked at "L" Level during Vcc UV error is detected. HO responds to HIN ,if Vcc exceeds Vcc UV reset level.	LO is locked at "L" Level during Vcc UV error is detected. LO responds to LIN ,if Vcc exceeds Vcc UV reset level.
UV Error (Vbs)	HO is locked at "L" Level during Vcc UV error is detected. After Vbs exceeds Vbs UV reset level, the undervoltage lockout of HO is removed by "L"input signal of HIN,and then HO responds to the input signal.	LO responds to LIN even if Vbs voltage is UV error.

3. Ponr sequence Diagram



* When supply voltage is lower than Vponr, then output will go low after tPonr(FIL).

4. Allowable supply voltage transient

It is recommended to supply Vcc firstly and supply Vbs secondly. In the case of shutting off supply voltage, please shut off Vbs firstly and shut off Vcc secondly. When applying Vcc and Vbs, power supply should be applied slowly. If it rises rapidly, output signal (HO or LO) may be malfunction.

M81722FP

HIGH VOLTAGE HALF BRIDGE DRIVER

Consideration

As for this product, the terminal of low voltage part and high-voltage part is very clear (The Fifth: Vcc, The Sixth: Vs). Therefore, pin insulation space distance should be taken enough.

PACKAGE OUTLINE

