QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 575 24-BIT DIFFERENTIAL INPUT DELTA SIGMA ADC

LTC2410

DESCRIPTION

Demonstration circuit 575 features the LTC2410, a 24-bit high performance $\Delta\Sigma$ analog-to-digital converter (ADC). The LTC2410 features 2ppm linearity, 2.5ppm full-scale accuracy, 0.1ppm offset, and 0.16ppm noise. The inputs and reference are fully differential, with input common mode rejection of 140 dB. The LTC2410 is available in a 16 pin GN package and has an easy to use SPI interface.

DC575 is a member of Linear Technology's QuickEval™ family of demonstration boards. It is designed to allow easy evaluation of the LTC2410 and may be connected directly to the target application's

analog signals while using the DC590 USB Serial Controller board and supplied software to measure performance. The exposed ground planes allow proper grounding to prototype circuitry. After evaluating with Linear Technology's software, the digital signals can be connected to the end application's processor / controller for development of the serial interface.

Design files for this circuit board are available. Call the LTC factory.






1

QUICK START PROCEDURE

Connect DC575 to a DC590 USB Serial Controller using the supplied 14-conductor ribbon cable. Connect DC590 to the host PC with a standard USB A/B cable. Run the evaluation software supplied with DC590 or downloaded from www.linear.com. The correct program will be loaded automatically. Click the COLLECT button to start reading the input voltage. Details on

software features are documented in the control panel's help menu.

Tools are available for logging data, changing reference voltage, changing the number of points in the strip chart and histogram, and changing the number of points averaged for the DVM display.





HARDWARE SET-UP

JUMPERS

JP1 – Select the source for REF+, either external or 5.00 volts from the onboard LT1236 reference (default.)

JP2 – Select the source for REF-, either external or Ground (0 volts, default.)

JP3 – Select the trigger mode, either normal (default) or externally triggered.

JP4 – Select the notch frequency. This selects either 50Hz or 60Hz rejection mode. Remove this jumper when supplying an external clock to the Fo turret.

JP5 – Trigger input signal. Pin 1 is a 5 volt logic signal, pin 2 is ground. When triggered mode is selected on JP3, a rising edge starts a new conversion.

CONNECTION TO DC590 SERIAL CONTROLLER

J2 is the power and digital interface connector. Connect to DC590 serial controller with supplied 14-conductor ribbon cable.

An external conversion clock may be applied to the Fo turret to modify the frequency rejection characteristics or data output rate of the LTC2410. Be sure to remove JP4 before applying an external clock.

This should be a square wave with a low level equal to ground and a high level equal to Vcc. While up to a 2MHz clock can be used, performance may be compromised. Refer to the LTC2410 data sheet.

ANALOG CONNECTIONS


Analog signal connections are made via the row of turret posts along the edge of the board. When connecting the board to an existing circuit, the exposed ground planes along the edges of the board may be used to form a solid connection between grounds.

GND – Ground turrets are connected directly to the internal ground planes.

VCC – This is the supply for the ADC. Do not draw any power from this point.

REF+, REF- – These are connected to the LTC2410 REF+ and REF- pins. If the onboard reference is being used, the reference voltage may be monitored from this point. An external reference may be connected to these terminals if JP1 and JP2 are configured for external reference.

IN+, IN- — These are the differential inputs to the LTC2410.





EXPERIMENTS

INPUT NOISE

Solder a short wire from the IN- turret post to the IN+ turret post. Noise should be approximately 0.16ppm (800nV.)

COMMON MODE REJECTION

Tie the two inputs (still connected together) to ground through a short wire and note the indicated voltage. Tie the inputs to REF+; the difference should be less than 1.6uV due to the 130dB CMRR of the LTC2410.

RESOLVING MILLIAMPS WITH MILLIOHM SHUNTS

One application that can benefit greatly from the LTC2410's input resolution is current measurement. It is advantageous to use a very low resistance shunt to minimize the voltage drop. To demonstrate this, make a simple current shunt by soldering a 1inch length of 24 gauge copper wire from the IN+ turret to the IN- turret. This is a resistance of approximately 2.4 milliohms. Connect the IN- turret to the GND turret through a short wire. Start the demonstration software and note the initial voltage. which should be close to zero. Next, connect IN+ to REF+ through a 1k resistor, which will allow approximately 5mA to flow through the shunt. The indicated voltage should increase by approximately 12uV (The actual increase will depend on the tolerance of the wire material, diameter, and length.)

Since the common mode range of the inputs extends from ground to VCC, the current shunt can also be used at the "high side." To do this, tie the IN+ turret to VCC and connect the resistor from IN-to ground. Thus, the current of a circuit can be monitored with minimal impact on supply voltage and without breaking any ground connections.

BIPOLAR SYMMETRY

To demonstrate the symmetry of the ADCs transfer function, connect a stable, low noise, floating voltage source (with a voltage less than Vref/2) from IN+ to IN- and note the indicated voltage. Reverse the polarity; the indicated voltage will typically be within 15uV of the first reading, multiplied by -1.

One convenient voltage source for this experiment is a single alkaline battery. While a battery has fairly, low noise, it is sensitive to temperature drift. It is best to use a large (D-size) battery that is insulated from air currents. A better source is a battery powered series reference such as the LT1790. This part is available with output voltages of 1.25V, 2.048V, 2.5V, 3V, 3.3V, 4.096V and 5V.

INPUT NORMAL MODE REJECTION


The LTC2410's SINC4 digital filter is trimmed to strongly reject 50 or 60Hz line noise when operated with the internal conversion clock. To measure input normal mode rejection, connect IN- to a 2.5 volt source such as an LT1790-2.5 reference or a power supply. Apply a 10Hz, 2V peak-to-peak sine wave to IN+ through a 1uF capacitor.

Start taking data. The input noise will be quite large, and the graph of output vs. time should show large variations.

Next, slowly increase the frequency to 60Hz. The noise should be almost undetectable in the graph. Note that the indicated noise in ppm may still be above that of the datasheet specification because the inputs are not connected to a DC source.



QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 575 24-BIT DIFFERENTIAL INPUT DELTA SIGMA ADC





Linear Technology Corporation

LTC2410CGN 24-BIT DIFFERENTIAL ADC ENG: MARK THOREN (25-30) BILL OF MATERIALS
DC575A-1
QTY-175
11/9/2004

10:41 AM

Item	Qty	Reference	Part Description	Manufacture / Part #
1	4	C1,C2,C6,C7	CAP., X7R 0.1UF 16V,0603	AVX, 0603YC104MAT1A
2	2	C3	CAP., X5R 4.7UF 6.3V, 20%, 0805	TAIYO YUDEN, JMK212BJ475MGT
3	1	C4	CAP., X5R, 10UF 6.3V, 20%, 0805	TDK, C2012X5R0J106M
4	1	C5	CAP., X7R 0.01UF 16V 10%,0603	AVX, 0603YC103KAT1A
5	9	E1-E9	TESTPOINT, TURRET, .094"	MILL-MAX, 2501-2
6	4	JP1,JP2,JP3,JP4	JMP, 3PIN 1 ROW .079CC	COMM-CON, 2802S-03-G1
7	4	SHUNTS FOR JP1-JP4	SHUNT, .079" CENTER	COMM-CON CCIJ2MM-138G
8	0	JP5	JMP, HD1X2-079	OPT
9	1	J1	HEADER, 2X7PIN, 0.079CC	MOLEX, 87331-1420
10	3	R1,R5,R6	RES., CHIP 4.99K 1/16W 1%,0603	AAC, CR16-4991FM
11	1	R2	RES., CHIP 100 1/16W 5%,0603	AAC, CR16-101JM
12	0	R3	RES, 0603	OPT
13	1	R4	RES., CHIP 10K 1/16W 5%,0603	AAC, CR16-103JM
14	1	U1	I.C., LTC2410CGN, SSOP16GN	LINEAR TECH., LTC2410CGN
15	1	U2	I.C., LT1236ACS8-5, SO8	LINEAR TECH., LT1236ACS8-5
16	1	U3	I.C., NC7SZ157P6X, SC70-6P	FAIRCHILD SEMI., NC7SZ157P6X
17	1	U4	I.C., NL17SZ74US, US8	ON SEMI., NL17SZ74US
18	1	U5	I.C., 24LC025, TSSOP8	MICROCHIP, 24LC025
		NOTES: UNLESS OTHE		
		1. ALL RESISTORS ARE IN		
		2. INSTALL SHUNTS ON JP		
		Z. INSTALL SHUNTS UN JP		