

Monolithic N-Channel JFET Duals

PRODUCT SUMMARY

Part Number	$V_{GS(off)}$ (V)	$V_{(BR)GSS}$ Min (V)	g_{fs} Min (mS)	I_G Max (pA)	$ V_{GS1} - V_{GS2} $ Max (mV)
U5545NL	-0.5 to -4.5	-50	1.5	-50	5
SST/U5546NL	-0.5 to -4.5	-50	1.5	-50	10
SST/U5547NL	-0.5 to -4.5	-50	1.5	-50	15

FEATURES

- Anti Latchup Capability
- Monolithic Design
- High Slew Rate
- Low Offset/Drift Voltage
- Low Gate Leakage: 3 pA
- Low Noise
- High CMRR: 100 dB

BENEFITS

- External Substrate Bias—Avoids Latchup
- Tight Differential Match vs. Current
- Improved Op Amp Speed, Settling Time Accuracy
- Minimum Input Error/Trimming Requirement
- Insignificant Signal Loss/Error Voltage
- High System Sensitivity
- Minimum Error with Large Input Signal

APPLICATIONS

- Wideband Differential Amps
- High-Speed, Temp-Compensated, Single-Ended Input Amps
- High-Speed Comparators
- Impedance Converters


DESCRIPTION

The SST/U5545NL Series are monolithic dual n-channel JFETs designed to provide high input impedance ($I_G < 50$ pA) for general purpose differential amplifiers. The U5545NL features minimum system error and calibration (5-mV offset maximum).


Pins 4 and 8 on the SST series and pin 4 on the U series part numbers enable the substrate to be connected to a positive, external bias (V_{DD}) to avoid latchup.

The SST5546NL/47NL in the SO-8 package provide ease of manufacturing. The symmetrical pinout prevents improper orientation. These part number are available with tape-and-reel options for compatibility with automatic assembly methods.

The hermetically sealed TO-78 package is available with full military processing.



Marking Codes:
SST5546NL - (5546NL)
SST5547NL - (5547NL)



ABSOLUTE MAXIMUM RATINGS

Gate-Drain, Gate-Source Voltage	-50 V
Gate Current	30 mA
Lead Temperature (1/16" from case for 10 sec.)	300°C
Storage Temperature	-65 to 200°C
Operating Junction Temperature	-55 to 150°C

Power Dissipation :	Per Side ^a	250 mW
	Total ^b	500 mW

Notes

- a. Derate 2 mW/°C above 25°C
b. Derate 4 mW/°C above 25°C

SST/U5545NL Series

Vishay Siliconix

New Product









SPECIFICATIONS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Conditions	Typ ^a	Limits						Unit
				U5545NL		SST/U5546NL		SST/U5547NL		
Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Static										
Gate-Source Breakdown Voltage	$V_{(\text{BR})\text{GSS}}$	$I_G = -1 \mu\text{A}, V_{DS} = 0 \text{ V}$	-57	-50		-50		-50		V
Gate-Source Cutoff Voltage	$V_{GS(\text{off})}$	$V_{DS} = 15 \text{ V}, I_D = 0.5 \text{ nA}$	-2	-0.5	-4.5	-0.5	-4.5	-0.5	-4.5	
Saturation Drain Current ^b	I_{DSS}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	3	0.5	8	0.5	8	0.5	8	mA
Gate Reverse Current	I_{GSS}	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$	$T_A = 150^\circ\text{C}$	-10		-100		-100		pA
				-20		-150		-150		nA
Gate Operating Current	I_G	$V_{DG} = 15 \text{ V}, I_D = 200 \mu\text{A}$	-3		-50		-50		-50	pA
Gate-Source Forward Voltage	$V_{GS(F)}$	$I_G = 1 \text{ mA}, V_{DS} = 0 \text{ V}$	0.7							V
Dynamic										
Common-Source Forward Transconductance ^b	g_{fs}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$ $f = 1 \text{ kHz}$	2.5	1.5	6.0	1.5	6.0	1.5	6.0	mS
Common-Source Output Conductance ^b	g_{os}		2		25		25		25	μS
Common-Source Input Capacitance	C_{iss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$ $f = 1 \text{ MHz}$	3.5		6		6		6	pF
Common-Source Reverse Transfer Capacitance	C_{rss}		1.3		2		2		2	
Equivalent Input Noise Voltage	\bar{e}_n	$V_{DS} = 15 \text{ V}, I_D = 200 \mu\text{A}$ $f = 10 \text{ Hz}$	20		180					$\text{nV}/\sqrt{\text{Hz}}$
Noise Figure	NF		$R_G = 1 \text{ M}\Omega$	0.1		3.5				dB
Matching										
Differential Gate-Source Voltage	$ V_{GS1} - V_{GS2} $	$V_{DG} = 15 \text{ V}, I_D = 50 \mu\text{A}$			5		10		15	mV
		$V_{DG} = 15 \text{ V}, I_D = 200 \mu\text{A}$			5		10		15	
Gate-Source Voltage Differential Change with Temperature	$\frac{\Delta V_{GS1} - V_{GS2} }{\Delta T}$	$V_{DG} = 15 \text{ V}, I_D = 200 \mu\text{A}$ $T_A = -55 \text{ to } 125^\circ\text{C}$			10		20		40	μV/°C
Saturation Drain Current Ratio ^c	$\frac{I_{DSS1}}{I_{DSS2}}$	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	0.98 ^c	0.95	1	0.9	1	0.9	1	
Transconductance Ratio ^c	$\frac{g_{fs1}}{g_{fs2}}$	$V_{DS} = 15 \text{ V}, I_D = 200 \mu\text{A}$ $f = 1 \text{ kHz}$	0.99 ^c	0.97	1	0.95	1	0.9	1	







Notes

- a. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- b. Pulse test: $PW \leq 300 \mu\text{s}$ duty cycle $\leq 3\%$.
- c. Assumes smaller value in the numerator.

NQP

TYPICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)
Drain Current and Transconductance vs. Gate-Source Cutoff Voltage

Gate Leakage Current

Output Characteristics

Output Characteristics

Output Characteristics

Output Characteristics


TYPICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)



TYPICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)
