



M74HCT7259

8 BIT ADDRESSABLE LATCH/DECODER/RELAIS DRIVER OPEN DRAIN, INVERTING OUTPUT


- LOW POWER DISSIPATION:
 $I_{CC} = 4\mu\text{A}(\text{MAX.})$ at $T_A = 25^\circ\text{C}$
- COMPATIBLE WITH TTL OUTPUTS :
 $V_{IH} = 2\text{V}(\text{MIN.})$ $V_{IL} = 0.8\text{V}(\text{MAX.})$
- HIGH CURRENT OPEN DRAIN OUTPUT UP TO 80 mA

DESCRIPTION

The M74HCT7259 is an high speed CMOS 8 BIT ADDRESSABLE LATCH/DECODER fabricated with silicon gate C²MOS technology.

This device has single data input (D) 8 LATCH inverted OUTPUTS ($\bar{Q}_0 - \bar{Q}_7$), 3 address inputs (A, B and C), common enable input (ENABLE) and a common CLEAR input. To operate this device as an addressable latch, data is held on the D input, and the address of the latch into which the data is to be entered is held on the A, B and C inputs.

When $\overline{\text{ENABLE}}$ is taken low the data flows through to the address output. The data is stored on the positive going edge of the $\overline{\text{ENABLE}}$ pulse. All unaddressed latches will remain unaffected. With $\overline{\text{ENABLE}}$ in the high state the device is deselected and all latches remain in their previous state, unaffected by changes on the data or address inputs. To eliminate the possibility of entering erroneous data into the latches, the $\overline{\text{ENABLE}}$ should be held high (inactive) while the address lines are changing. If $\overline{\text{ENABLE}}$ is held




ORDER CODES

PACK.	TUBE	T & R
DIP	M74HCT7259B1R	
SOP	M74HCT7259M1R	M74HCT7259RM13TR
TSSOP		M74HCT7259TTR


high and $\overline{\text{CLEAR}}$ is taken low all eight latches are cleared to the HIGH (OFF) state. If $\overline{\text{ENABLE}}$ is low all latches except the addressed latch will be cleared. The address latch will instead be the complement of the D input, effectively implementing a 3 to 8 line decoder. Internal clamp diodes protect the open drain outputs against over voltages due to inductive loads.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS



INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1, 2, 3	A, B, C	Latch Select
4, 5, 6, 7, 9, 10, 11, 12	$\overline{Q0}$ to $\overline{Q7}$	Latch Outputs
13	DATA IN	Data Inputs
14	ENABLE	Latch Enable Input
15	CLEAR	Conditional Reset Input
8	GND	Ground (0V)
16	Vcc	Positive Supply Voltage

TRUTH TABLE


INPUTS		OUTPUTS OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
CLEAR	ENABLE			
H	L	\overline{D}	Qi0	ADDRESSABLE LATCH
H	H	Qi0	Qi0	MEMORY
L	L	\overline{D}	H	8-LINE DEMULTIPLEXER
L	H	H	H	CLEAR ALL BITS TO "H"

SELECT INPUTS			LATCH ADDRESSED
C	B	A	
L	L	L	Q0
L	L	H	Q1
L	H	L	Q2
L	H	H	Q3
H	L	L	Q4
H	L	H	Q5
H	H	L	Q6
H	H	H	Q7

D : The level at the data input

Qi0 : The level before the indicated steady state input conditions were established, (i = 0, 1, ..., 7)

LOGIC DIAGRAM



This logic diagram has not been used to estimate propagation delays

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to +7	V
V_I	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Current	100	mA
I_{GND}	DC Ground Current	- 800	mA
I_{CC}	V_{CC} Current	50	mA
P_D	Power Dissipation	500(*)	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	4.5 to 5.5	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_{op}	Operating Temperature	-55 to 125	°C
t_r, t_f	Input Rise and Fall Time ($V_{CC} = 4.5$ to $5.5V$)	0 to 500	ns

DC SPECIFICATIONS

Symbol	Parameter	Test Condition		Value						Unit	
				$T_A = 25^\circ\text{C}$			-40 to 85°C		-55 to 125°C		
				Min.	Typ.	Max.	Min.	Max.	Min.		Max.
V_{IH}	High Level Input Voltage	4.5 to 5.5		2.0			2.0		2.0		V
V_{IL}	Low Level Input Voltage	4.5 to 5.5				0.8		0.8		0.8	V
V_{OL}	Low Level Output Voltage	4.5	$I_O=20\ \mu\text{A}$		0.0	0.1		0.1		0.1	V
			$I_O=36\ \text{mA}$		0.17	0.26		0.33		0.40	
			$I_O=80\ \text{mA}$		0.32	0.40		0.50		0.55	
I_{OZ}	Output Leakage Current	5.5	$V_I = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND			± 0.1		± 1		± 1	μA
I_I	Input Leakage Current	5.5	$V_I = V_{CC}$ or GND			± 0.1		± 1		± 1	μA
I_{CC}	Quiescent Supply Current	5.5	$V_I = V_{CC}$ or GND			4		40		80	μA
			Each input in turn : $V_{IN} = 0.5V$ or $2.4V$ All other inputs : V_{CC} or GND			3.0		3.9		4.0	mA

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_r = t_f = 6$ ns)


Symbol	Parameter	Test Condition			Value						Unit	
		V_{CC} (V)	C_L (pF)	R_L (K Ω)	$T_A = 25^\circ\text{C}$			-40 to 85°C		-55 to 125°C		
					Min.	Typ.	Max.	Min.	Max.	Min.		Max.
t_{TLH}	Output Transition Time	4.5	50	1		3	6		9		14	ns
t_{PLZ} t_{PZL}	Propagation Delay Time (DATA - Q)	4.5	50	1		20	31		39		45	ns
			150			24	37		46		55	
t_{PLZ} t_{PZL}	Propagation Delay Time (A, B, C - Q)	4.5	50	1		25	39		49		59	ns
			150			29	45		56		65	
t_{PLZ} t_{PZL}	Propagation Delay Time (ENABLE - Q)	4.5	50	1		21	33		41		50	ns
			150			25	39		49		59	
t_{PLZ} t_{PZL}	Propagation Delay Time (CLEAR - Q)	4.5	50	1		19	30		38		44	ns
			150			23	36		45		54	
$t_{W(L)}$	Minimum Pulse Width (CLEAR)	4.5	50	1		7	15		19		25	ns
$t_{W(L)}$	Minimum Pulse Width (ENABLE)	4.5	50	1		7	15		19		25	ns
t_s	Minimum Set-up Time	4.5	50	1		4	10		13		19	ns
t_h	Minimum Hold Time	4.5	50	1			5		5		5	ns

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Test Condition		Value						Unit	
		V_{CC} (V)		$T_A = 25^\circ\text{C}$			-40 to 85°C		-55 to 125°C		
				Min.	Typ.	Max.	Min.	Max.	Min.		Max.
C_{IN}	Input Capacitance				5	10		10		10	pF
C_{PD}	Power Dissipation Capacitance (note 1)				96						pF


1) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(oper)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}$

TEST CIRCUIT




$C_L = 50\text{pF}$ or equivalent (includes jig and probe capacitance)
 $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)


WAVEFORM 1 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)




WAVEFORM 2 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)




WAVEFORM 3 : MINIMUM PULSE WIDTH, SETUP AND HOLD TIME (f=1MHz; 50% duty cycle)




WAVEFORM 4 : MINIMUM PULSE WIDTH, PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)



WAVEFORM 5 : MINIMUM SETUP AND HOLD TIME (f=1MHz; 50% duty cycle)




INPUT WAVEFORMS (f=1MHz; 50% duty cycle)




Plastic DIP-16 (0.25) MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050



SO-16 MECHANICAL DATA


DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.2	0.003		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1	45° (typ.)					
D	9.8		10	0.385		0.393
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.62			0.024
S	8° (max.)					



PO13H

TSSOP16 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A			1.2			0.047
A1	0.05		0.15	0.002	0.004	0.006
A2	0.8	1	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
c	0.09		0.20	0.004		0.0089
D	4.9	5	5.1	0.193	0.197	0.201
E	6.2	6.4	6.6	0.244	0.252	0.260
E1	4.3	4.4	4.48	0.169	0.173	0.176
e		0.65 BSC			0.0256 BSC	
K	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030



0080338D

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom

© <http://www.st.com>

