



μ PD42S65165, 4265165

64 M-BIT DYNAMIC RAM
4 M-WORD BY 16-BIT, EDO,
BYTE READ/WRITE MODE

Description

The μ PD42S65165, 4265165 are 4,194,304 words by 16 bits CMOS dynamic RAMs with optional EDO.

EDO is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S65165 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 50-pin plastic TSOP (II).

Features

- EDO (Hyper page mode)
- 4,194,304 words by 16 bits organization
- Single +3.3 V \pm 0.3 V power supply
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	EDO (Hyper page mode) cycle time (MIN.)
μ PD42S65165-A50, 4265165-A50	540 mW	50 ns	84 ns	20 ns
μ PD42S65165-A60, 4265165-A60	468 mW	60 ns	104 ns	25 ns

- The μ PD42S65165 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S65165	4,096 cycles/128 ms	$\overline{\text{RAS}}$ only refresh, Normal read/write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	0.72 mW (CMOS level input)
μ PD4265165	4,096 cycles/64 ms	$\overline{\text{RAS}}$ only refresh, Normal read/write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	1.8 mW (CMOS level input)


The information in this document is subject to change without notice.

Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μ PD42S65165G5-A50-7JF	50 ns	50-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μ PD42S65165G5-A60-7JF	60 ns		
μ PD4265165G5-A50-7JF	50 ns	50-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μ PD4265165G5-A60-7JF	60 ns		

Pin Configuration (Marking Side)

50-pin Plastic TSOP (II) (400 mil)

 μ PD42S65165G5-7JF μ PD4265165G5-7JF

A0 to A11 : Address Inputs

I/O1 to I/O16 : Data Inputs/Outputs


RAS : Row Address StrobeUCAS : Upper Byte Column Address StrobeLCAS : Lower Byte Column Address StrobeWE : Write EnableOE : Output Enable

Vcc : Power Supply

GND : Ground

NC : No Connection

Block Diagram



Notes 1.

Part number	Row address	Column address
μ PD42S65165, 4265165	A0 - A11	A0 - A9

2. $4,096 \times 1,024 \times 16$

Input/Output Pin Functions

The μ PD42S65165, 4265165 have input pins $\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, A0 to A11 and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. <ul style="list-style-type: none">• $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{UCAS}}, \overline{\text{LCAS}}$ (Upper, Lower column address strobe)	Input	$\overline{\text{UCAS}}, \overline{\text{LCAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A11 (Address inputs)	Input	Address bus. Input total 22-bit of address signal, upper 12-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of RAS and CAS.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
The slower of t_{OFC} and t_{OFR} becomes effective.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
The faster of t_{OEZ} and t_{WEZ} becomes effective.
The faster of (1) and (2) becomes effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{CH} is effective.

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{\text{cc}} \geq V_{\text{CC(MIN.)}}$), wait more than $100 \mu\text{s}$ ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight CAS before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-0.5 to +4.6	V
Supply voltage	V_{cc}		-0.5 to +4.6	V
Output current	I_O		50	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{cc}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{\text{cc}} + 0.3$	V
Low level input voltage	V_{IL}		-0.3		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25$ °C, $f = 1$ MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}}, \overline{\text{OE}}$			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)

[μ PD42S65165, 4265165]

Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current	I_{CC1}	\overline{RAS} , \overline{CAS} cycling $t_{RC} = t_{RC}(\text{MIN.})$, $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$		150	mA	1, 2, 3
			$t_{RAC} = 60 \text{ ns}$		130		
Standby current	μ PD42S65165	\overline{RAS} , $\overline{CAS} \geq V_{IH}(\text{MIN.})$, $I_o = 0 \text{ mA}$			1.0	mA	
			\overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2 \text{ V}$, $I_o = 0 \text{ mA}$		0.2		
	μ PD4265165	\overline{RAS} , $\overline{CAS} \geq V_{IH}(\text{MIN.})$, $I_o = 0 \text{ mA}$			1.0		
			\overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2 \text{ V}$, $I_o = 0 \text{ mA}$		0.5		
RAS only refresh current	I_{CC3}	\overline{RAS} cycling, $\overline{CAS} \geq V_{IH}(\text{MIN.})$ $t_{RC} = t_{RC}(\text{MIN.})$, $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$		150	mA	1, 2, 3, 4
			$t_{RAC} = 60 \text{ ns}$		130		
Operating current (Hyper page mode (EDO))	I_{CC4}	$\overline{RAS} \leq V_{IL}(\text{MAX.})$, \overline{CAS} cycling $t_{HPC} = t_{HPC}(\text{MIN.})$, $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$		120	mA	1, 2, 5
			$t_{RAC} = 60 \text{ ns}$		100		
CAS before RAS refresh current	I_{CC5}	\overline{RAS} cycling $t_{RC} = t_{RC}(\text{MIN.})$, $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$		150	mA	1, 2
			$t_{RAC} = 60 \text{ ns}$		130		
\overline{CAS} before \overline{RAS} long refresh current (4,096 cycles/128 ms, only for the μ PD42S65165)	I_{CC6}	\overline{CAS} before \overline{RAS} refresh: $t_{RC} = 31.3 \mu\text{s}$ \overline{RAS} , \overline{CAS} : $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby: \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} \overline{WE} , \overline{OE} : V_{IH} $I_o = 0 \text{ mA}$	$t_{RAS} \leq 300 \text{ ns}$		500	μA	1, 2
			$t_{RAS} \leq 1 \mu\text{s}$		600		
\overline{CAS} before \overline{RAS} self refresh current (only for the μ PD42S65165)	I_{CC7}	\overline{RAS} , \overline{CAS} : $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{MAX.})$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$			400	μA	2
Input leakage current	$I_{I(L)}$	$V_I = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V		-5	+5	μA	
Output leakage current	$I_{O(L)}$	$V_O = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)		-5	+5	μA	
High level output voltage	V_{OH}	$I_o = -2.0 \text{ mA}$		2.4		V	
Low level output voltage	V_{OL}	$I_o = +2.0 \text{ mA}$			0.4	V	

Notes 1. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).

2. Specified values are obtained with outputs unloaded.

3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL}(\text{MAX.})$ and $\overline{CAS} \geq V_{IH}(\text{MIN.})$.


4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.

5. I_{CC4} is measured assuming that all column address inputs are switched only once during each Hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	$t_{RAC} = 50$ ns		$t_{RAC} = 60$ ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t_{RC}	84	—	104	—	ns	
RAS precharge time	t_{RP}	30	—	40	—	ns	
CAS precharge time	t_{CPN}	7	—	10	—	ns	
RAS pulse width	t_{RAS}	50	10,000	60	10,000	ns	1
CAS pulse width	t_{CAS}	8	10,000	10	10,000	ns	
RAS hold time	t_{RSH}	13	—	15	—	ns	
CAS hold time	t_{CSH}	38	—	40	—	ns	
RAS to CAS delay time	t_{RCDD}	11	37	14	45	ns	2
RAS to column address delay time	t_{RAD}	9	25	12	30	ns	2
CAS to RAS precharge time	t_{CRP}	5	—	5	—	ns	3
Row address setup time	t_{ASR}	0	—	0	—	ns	
Row address hold time	t_{RAH}	7	—	10	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	ns	
Column address hold time	t_{CAH}	7	—	10	—	ns	
OE lead time referenced to RAS	t_{OES}	0	—	0	—	ns	
CAS to data setup time	t_{CLZ}	0	—	0	—	ns	
OE to data setup time	t_{OLZ}	0	—	0	—	ns	
OE to data delay time	t_{OED}	10	—	13	—	ns	
Masked byte write hold time referenced to RAS	t_{MRH}	0	—	0	—	ns	
Transition time (rise and fall)	t_r	1	50	1	50	ns	
Refresh time	t_{REF}	—	128	—	128	ms	4
		—	64	—	64	ms	

- Notes 1.** In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}}(\text{MAX.})$ is $100 \mu\text{s}$. If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
- 2.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCRD}} \leq t_{\text{RCRD}}(\text{MAX.})$	$t_{\text{TRAC}}(\text{MAX.})$	$t_{\text{TRAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCRD}} \leq t_{\text{RCRD}}(\text{MAX.})$	$t_{\text{TAA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{TAA}}(\text{MAX.})$
$t_{\text{RCRD}} > t_{\text{RCRD}}(\text{MAX.})$	$t_{\text{TCAC}}(\text{MAX.})$	$t_{\text{RCRD}} + t_{\text{TCAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCRD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{TRAC} , t_{TAA} or t_{TCAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCRD}} \geq t_{\text{RCRD}}(\text{MAX.})$ will not cause any operation problems.

- 3.** $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
4. This specification is applied only to the μ PD42S65165.

Read Cycle

Parameter	Symbol	$t_{\text{TRAC}} = 50 \text{ ns}$		$t_{\text{TRAC}} = 60 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	t_{TRAC}	—	50	—	60	ns	1
Access time from $\overline{\text{CAS}}$	t_{TCAC}	—	15	—	15	ns	1
Access time from column address	t_{TAA}	—	25	—	30	ns	1
Access time from $\overline{\text{OE}}$	t_{TOEA}	—	13	—	15	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	t_{TRL}	25	—	30	—	ns	
Read command setup time	t_{TRCS}	0	—	0	—	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t_{TRRH}	0	—	0	—	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	t_{TRCH}	0	—	0	—	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	t_{TOEZ}	0	10	0	13	ns	3
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	t_{CHO}	5	—	5	—	ns	4

- Notes 1.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCRD}} \leq t_{\text{RCRD}}(\text{MAX.})$	$t_{\text{TRAC}}(\text{MAX.})$	$t_{\text{TRAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCRD}} \leq t_{\text{RCRD}}(\text{MAX.})$	$t_{\text{TAA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{TAA}}(\text{MAX.})$
$t_{\text{RCRD}} > t_{\text{RCRD}}(\text{MAX.})$	$t_{\text{TCAC}}(\text{MAX.})$	$t_{\text{RCRD}} + t_{\text{TCAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCRD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{TRAC} , t_{TAA} or t_{TCAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCRD}} \geq t_{\text{RCRD}}(\text{MAX.})$ will not cause any operation problems.

- 2.** Either t_{TRCH} (MIN.) or t_{TRRH} (MIN.) should be met in read cycles.
3. $t_{\text{TOEZ}}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .
4. $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active..... t_{CHO} is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active..... t_{TOCH} is effective.

Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
WE hold time referenced to CAS	t _{WCH}	7	—	10	—	ns	1
WE pulse width	t _{WP}	7	—	10	—	ns	1
WE lead time referenced to RAS	t _{RWL}	13	—	15	—	ns	
WE lead time referenced to CAS	t _{CWL}	7	—	10	—	ns	
WE setup time	t _{WCS}	0	—	0	—	ns	2
OE hold time	t _{OEH}	0	—	0	—	ns	
Data-in setup time	t _{DS}	0	—	0	—	ns	3
Data-in hold time	t _{DH}	7	—	10	—	ns	3

- Notes 1.** t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
2. If t_{WCS} \geq t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t _{RWC}	107	—	133	—	ns	
RAS to WE delay time	t _{RWD}	64	—	77	—	ns	1
CAS to WE delay time	t _{CWD}	27	—	32	—	ns	1
Column address to WE delay time	t _{AWD}	39	—	47	—	ns	1

- Note 1.** If t_{WCS} \geq t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} \geq t_{RWD} (MIN.), t_{CWD} \geq t_{CWD} (MIN.), t_{AWD} \geq t_{AWD} (MIN.) and t_{CPWD} \geq t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

Parameter	Symbol	t _{TRAC} = 50 ns		t _{TRAC} = 60 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t _{HPC}	20	—	25	—	ns	1
RAS pulse width	t _{RA SP}	50	125,000	60	125,000	ns	
CAS pulse width	t _{HCAS}	8	10,000	10	10,000	ns	
CAS precharge time	t _{CP}	7	—	10	—	ns	
Access time from CAS precharge	t _{TACP}	—	30	—	35	ns	
CAS precharge to WE delay time	t _{TCPWD}	41	—	52	—	ns	2
RAS hold time from CAS precharge	t _{TRHCP}	30	—	35	—	ns	
Read modify write cycle time	t _{THPRWC}	52	—	66	—	ns	
Data output hold time	t _{DHC}	5	—	5	—	ns	
OE to CAS hold time	t _{OCH}	5	—	5	—	ns	3
OE precharge time	t _{TOEP}	5	—	5	—	ns	
Output buffer turn-off delay from WE	t _{TWEZ}	0	10	0	13	ns	4, 5
WE pulse width	t _{TWPZ}	7	—	10	—	ns	5
Output buffer turn-off delay from RAS	t _{TOFR}	0	10	0	13	ns	4, 5
Output buffer turn-off delay from CAS	t _{TOFC}	0	10	0	13	ns	4, 5

Notes 1. t_{HPC} (MIN.) is applied to CAS access.

2. If twcs \geq twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd \geq trwd (MIN.), tcwd \geq tcwd (MIN.), tawd \geq tawd (MIN.) and tcpwd \geq tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
 3. WE: inactive (in read cycle)
CAS: inactive, OE: active tcho is effective.
CAS, OE: active toch is effective.
 4. tofc (MAX.), tofr (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
 5. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
 - (1) Both RAS and CAS are inactive (at the end of the read cycle)

WE: inactive, OE: active
tofc is effective when RAS is inactivated before CAS is inactivated.
tofr is effective when CAS is inactivated before RAS is inactivated.
The slower of tofc and tofr becomes effective.
 - (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)


WE, OE: inactive toe is effective.
Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)
WE, OE: active and either trrh or trch must be met twez and twpz are effective.
The faster of toe and twez becomes effective.
- The faster of (1) and (2) becomes effective.

Refresh Cycle


Parameter	Symbol	t _{TRAC} = 50 ns		t _{TRAC} = 60 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS setup time	tCSR	5	—	5	—	ns	
CAS hold time (CAS before RAS refresh)	tCHR	10	—	10	—	ns	
RAS precharge CAS hold time	tRPC	5	—	5	—	ns	
RAS pulse width (CAS before RAS self refresh)	tRASS	100	—	100	—	μ s	1
RAS precharge time (CAS before RAS self refresh)	tRPS	90	—	110	—	ns	1
CAS hold time (CAS before RAS self refresh)	tCHS	-50	—	-50	—	ns	1
WE setup time	tWSR	10	—	10	—	ns	
WE hold time	tWHR	15	—	15	—	ns	

Note 1. This specification is applied only to the μ PD42S65165.

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Upper Byte Early Write Cycle




Remark \overline{OE} , L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Lower Byte Read Modify Write Cycle




Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

Hyper Page Mode (EDO) Read Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Byte Read Cycle




Remarks

1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.


Hyper Page Mode (EDO) Read Cycle (\overline{WE} Control)

Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode (EDO) Read Cycle (\overline{OE} Control)

Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Early Write Cycle




Remarks

1. \overline{OE} : Don't care

2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.


Hyper Page Mode (EDO) Byte Early Write Cycle



Remarks 1. \overline{OE} : Don't care


2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.
3. This cycle can be used to control either \overline{UCAS} or \overline{LCAS} only. Or, it can be used to control \overline{UCAS} or \overline{LCAS} simultaneously, or at random.

Hyper Page Mode (EDO) Late Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Byte Late Write Cycle




- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
 2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Hyper Page Mode (EDO) Read Modify Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Byte Read Modify Write Cycle




- Remarks 1.** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
- 2.** This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Hyper Page Mode (EDO) Read and Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S65165)

Remark Address, \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 4,096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh


When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 4,096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.

(3) If t_{RASS} (MIN.) is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.


If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied.

And refresh cycles (4,096/128 ms) should be met.

For details, please refer to **How to use DRAM User's Manual**.


CAS Before RAS Refresh Cycle

Remark Address, \overline{OE} : Don't care L I/O, U I/O: Hi-Z


RAS Only Refresh Cycle

Remark \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)






Remark \overline{OE} : Don't care

Package Drawing

50PIN PLASTIC TSOP(II) (400 mil)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	$0.013^{+0.003}_{-0.003}$
E	0.1 ± 0.05	0.004 ± 0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 \pm 0.2	0.463 \pm 0.008
I	10.16 \pm 0.1	0.400 \pm 0.004
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006 ± 0.001
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.13	0.005
N	0.10	0.004
P	$3^{\circ} +7^{\circ}_{-3^{\circ}}$	$3^{\circ} +7^{\circ}_{-3^{\circ}}$

S50G5-80-7JF3

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD42S65165, 4265165.

Type of Surface Mount Device

μ PD42S65165G5-7JF, 4265165G5-7JF: 50-pin plastic TSOP (II) (400 mil)

[MEMO]

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.