

18-bit universal bus transceiver (3-State)**74ABT16500C
74ABTH16500C****FEATURES**

- 18-bit bidirectional bus interface
- 3-State buffers
- 74ABTH16500C incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- Negative edge-triggered clock inputs
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
- Flexible operation permits 18 embedded D-type latches or flip-flops to operate in clocked, transparent, or latched modes.

DESCRIPTION

The 74ABT16500C is a high-performance BiCMOS Device which combines low static and dynamic power dissipation with high speed and high output drive.

This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (\overline{OEAB} and \overline{OEBA}), latch enable (\overline{LEAB} and \overline{LEBA}), and clock (\overline{CPAB} and \overline{CPBA}) inputs. For A-to-B data flow, the device operates in the transparent mode when \overline{LEAB} is High. When \overline{LEAB} is Low, the A data is latched if \overline{CPAB} is held at a High or Low logic level. If \overline{LEAB} is Low, the A-bus data is stored in the latch/flip-flop on the High-to-Low transition of \overline{CPAB} . When \overline{OEAB} is High, the outputs are active. When \overline{OEAB} is Low, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses \overline{OEBA} , \overline{LEBA} and \overline{CPBA} . The output enables are complimentary (\overline{OEAB} is active High, and \overline{OEBA} is active Low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Two options are available, 74ABT16500C which does not have the bus-hold feature and 74ABTH16500C which incorporates the bus-hold feature.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ C$; $GND = 0V$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50\text{pF}$; $V_{CC} = 5V$	2.1 1.7	ns
C_{IN}	Input capacitance (Control pins)	$V_I = 0V$ or V_{CC}	3	pF
$C_{I/O}$	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0V$ or V_{CC}	7	pF
I_{CCZ}	Quiescent supply current	Outputs disabled; $V_{CC} = 5.5V$	500	μA
I_{CCL}		Outputs low; $V_{CC} = 5.5V$	8	mA


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ABT16500C DL	BT16500C DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ABT16500C DGG	BT16500C DGG	SOT364-1
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ABTH16500C DL	BH16500C DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ABTH16500C DGG	BH16500C DGG	SOT364-1

18-bit universal bus transceiver (3-State)

74ABT16500C
74ABTH16500C

LOGIC SYMBOL




SA00322

PIN CONFIGURATION

OEAB	1	56	GND
LEAB	2	55	CPAB
A0	3	54	B0
GND	4	53	GND
A1	5	52	B1
A2	6	51	B2
VCC	7	50	VCC
A3	8	49	B3
A4	9	48	B4
A5	10	47	B5
GND	11	46	GND
A6	12	45	B6
A7	13	44	B7
A8	14	43	B8
A9	15	42	B9
A10	16	41	B10
A11	17	40	B11
GND	18	39	GND
A12	19	38	B12
A13	20	37	B13
A14	21	36	B14
VCC	22	35	VCC
A15	23	34	B15
A16	24	33	B16
GND	25	32	GND
A17	26	31	B17
OEBA	27	30	CPBA
LEBA	28	29	GND

SW00035

LOGIC SYMBOL (IEEE/IEC)



SH00087

18-bit universal bus transceiver (3-State)

74ABT16500C
74ABTH16500C**PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	OEAB	A-to-B Output enable input
27	OEBA	B-to-A Output enable input (active low)
2, 28	LEAB/LEBA	A-to-B/B-to-A Latch enable input
55,30	CPAB/CPBA	A-to-B/B-to-A Clock input (active falling edge)
3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26	A0-A17	Data inputs/outputs (A side)
54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31	B0-B17	Data inputs/outputs (B side)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

FUNCTION TABLE

OEAB	LEAB	CPAB	An	Internal Registers	OUTPUTS	OPERATING MODE
					Bn	
L	H	X	X	X	Z	Disabled
L	↓	X	h	H	Z	
L	↓	X	l	L	Z	Disabled, Latch data
L	L	H or L	X	NC	Z	Disabled, Hold data
L	L	↓	h	H	Z	
L	L	↓	l	L	Z	Disabled, Clock data
H	H	X	H	H	H	
H	H	X	L	L	L	Transparent
H	↓	X	h	H	H	
H	↓	X	l	L	L	Latch data & display
H	L	↓	h	H	H	
H	L	↓	l	L	L	Clock data & display
H	L	H or L	X	H	H	
H	L	H or L	X	L	L	Hold data & display

NOTE: A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.

H = High voltage level

h = High voltage level one set-up time prior to the Enable or Clock transition

L = Low voltage level

l = Low voltage level one set-up time prior to the Enable or Clock transition

NC= No Change

X = Don't care


Z = High Impedance "off" state

↓ = High-to-Low Enable or Clock transition

18-bit universal bus transceiver (3-State)

74ABT16500C
74ABTH16500C

LOGIC DIAGRAM



18-bit universal bus transceiver (3-State)

74ABT16500C

74ABTH16500C

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
V _I	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	Output in Low state	128	mA
		Output in High state	-64	
T _{stg}	Storage temperature range		-65 to +150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The Input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

18-bit universal bus transceiver (3-State)

74ABT16500C
74ABTH16500C

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			
			MIN	TYP	MAX	MIN	MAX		
V_{IK}	Input clamp voltage	$V_{CC} = 4.5\text{V}; I_{IK} = -18\text{mA}$		-0.8	-1.2		-1.2	V	
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{V}; I_{OH} = -3\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$	2.5	2.9		2.5		V	
		$V_{CC} = 5.0\text{V}; I_{OH} = -3\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$	3.0	4.0		3.0		V	
		$V_{CC} = 4.5\text{V}; I_{OH} = -32\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$	2.0	2.4		2.0		V	
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{V}; I_{OL} = 64\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$		0.35	0.55		0.55	V	
V_{RST}	Power-up output voltage ³	$V_{CC} = 5.5\text{V}; I_O = 1\text{mA}; V_I = \text{GND or } V_{CC}$		0.13	0.55		0.55	V	
I_I	Input leakage current	$V_{CC} = 5.5\text{V}; V_I = \text{GND or } 5.5\text{V}$	Control pins	± 0.01	± 1.0		± 1.0	μA	
I_{HOLD}	Bus Hold current A and B Ports ⁶ 74ABTH16500C	$V_{CC} = 4.5\text{V}; V_I = 0.8\text{V}$		35		35		μA	
		$V_{CC} = 4.5\text{V}; V_I = 2.0\text{V}$		-75		-75			
		$V_{CC} = 5.5\text{V}; V_I = 0 \text{ to } 5.5\text{V}$		± 800					
I_{OFF}	Power-off leakage current	$V_{CC} = 0.0\text{V}; V_O \text{ or } V_I \leq 4.5\text{V}$		± 2	± 100		± 100	μA	
$I_{PU/PD}$	Power-up/down 3-State output current ⁴	$V_{CC} = 2.1\text{V}; V_O = 0.0\text{V} \text{ or } V_{CC}; V_{OE} = \text{Don't care}$		± 2	± 50		± 50	μA	
$I_{IH} + I_{OZH}$	3-State output High current	$V_{CC} = 5.5\text{V}; V_O = 5.5\text{V}; V_I = V_{IL} \text{ or } V_{IH}$		1.0	10		10	μA	
$I_{IL} + I_{OZL}$	3-State output Low current	$V_{CC} = 5.5\text{V}; V_O = 0.0\text{V}; V_I = V_{IL} \text{ or } V_{IH}$		-1.0	-10		-10	μA	
I_{CEX}	Output High leakage current	$V_{CC} = 5.5\text{V}; V_O = 5.5\text{V}; V_I = \text{GND or } V_{CC}$		2	50		50	μA	
I_O	Output current ¹	$V_{CC} = 5.5\text{V}; V_O = 2.5\text{V}$		-50	-80	-180	-50	mA	
I_{CCH}	Quiescent supply current	$V_{CC} = 5.5\text{V}; \text{Outputs High, } V_I = \text{GND or } V_{CC}$		0.5	2		2	mA	
I_{CCL}		$V_{CC} = 5.5\text{V}; \text{Outputs Low, } V_I = \text{GND or } V_{CC}$		8	19		19	mA	
I_{CCZ}		$V_{CC} = 5.5\text{V}; \text{Outputs 3-State; } V_I = \text{GND or } V_{CC}$		0.5	2		2	mA	
ΔI_{CC}	Additional supply current per input pin ² 74ABT16500C	$V_{CC} = 5.5\text{V}; \text{one input at } 3.4\text{V, other inputs at } V_{CC} \text{ or GND}$		5.0	50		50	μA	
ΔI_{CC}	Additional supply current per input pin ² 74ABTH16500C	$V_{CC} = 5.5\text{V}; \text{one input at } 3.4\text{V, other inputs at } V_{CC} \text{ or GND}$		200	500		500	μA	

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- This parameter is valid for any V_{CC} between 0V and 2.1V, with a transition time of up to 10msec. From $V_{CC} = 2.1\text{V}$ to $V_{CC} = 5\text{V} \pm 10\%$ a transition time of up to 100 μsec is permitted.
- Unused pins at V_{CC} or GND.
- This is the bus hold overdrive current required to force the input to the opposite logic state.

18-bit universal bus transceiver (3-State)

74ABT16500C
74ABTH16500C

AC CHARACTERISTICS

 $V_{DD} = 0V$, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$


SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT	
			$T_{amb} = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_{amb} = -40 \text{ to } +85^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 0.5\text{V}$				
			MIN	TYP	MAX	MIN	MAX		
f_{max}	Maximum clock frequency	1	150	225		150		MHz	
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	2	1.0 1.0	2.1 1.7	3.0 2.5	1.0 1.0	3.4 3.0	ns	
t_{PLH} t_{PHL}	Propagation delay LEAB to Bn or LEBA to An	3	1.0 1.0	3.2 2.8	4.3 3.7	1.0 1.0	4.9 4.0	ns	
t_{PLH} t_{PHL}	Propagation delay CPAB to Bn or CPBA to An	1	1.0 1.0	3.4 2.6	4.5 3.5	1.0 1.0	5.3 4.6	ns	
t_{PZH} t_{PZL}	Output enable time to HIGH and LOW level	5 6	1.0 1.5	3.3 2.4	4.4 3.2	1.0 1.5	5.0 3.9	ns	
t_{PHZ} t_{PLZ}	Output disable time from HIGH and LOW level	5 6	1.5 1.4	3.3 2.5	4.3 3.3	1.5 1.4	5.3 3.9	ns	

AC SETUP REQUIREMENTS


 $V_{DD} = 0V$, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			$T_{amb} = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_{amb} = -40 \text{ to } +85^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 0.5\text{V}$	
			MIN	TYP	MIN	
$t_s(H)$ $t_s(L)$	Setup time, HIGH or LOW An to CPAB or Bn to CPBA	4	2.0 2.0	0.7 0.6	2.0 2.0	ns
$t_h(H)$ $t_h(L)$	Hold time, HIGH or LOW An to CPAB or Bn to CPBA	4	0.7 0.7	-0.5 -0.8	0.7 0.7	ns
$t_s(H)$ $t_s(L)$	Setup time, HIGH or LOW An to LEAB or Bn to LEBA	4	2.0 2.0	0.1 0.1	2.0 2.0	ns
$t_h(H)$ $t_h(L)$	Hold time HIGH or LOW An to LEAB or Bn to LEBA	4	0.7 0.7	-0.1 -0.1	0.7 0.7	ns
t_w	Pulse width, HIGH or LOW CPAB or CPBA	1	3	1.2	3	ns
$t_w(H)$	Pulse width, HIGH LEAB or LEBA	3	3	1.2	3	ns

AC WAVEFORMS

 $V_M = 1.5\text{V}$, $V_{IN} = \text{GND to } 3.0\text{V}$ 

Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, Transparent Mode


18-bit universal bus transceiver (3-State)

74ABT16500C
74ABTH16500C


AC WAVEFORMS (Continued)

 $V_M = 1.5V$, $V_{IN} = GND$ to $3.0V$ 


Waveform 3. Propagation Delay, Enable to Output, and Enable Pulse Width



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 4. Data Setup and Hold Times



Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORMS




18-bit universal bus transceiver (3-State)

74ABT16500C
74ABTH16500C

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



0 5 10 mm
scale

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	2.8 0.2	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT371-1		MO-118AB				93-11-02 95-02-04

18-bit universal bus transceiver (3-State)

74ABT16500C
74ABTH16500C

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1

