					-			RE	VISI	ons										
LTR					DE	SCRI	PTIO	N					D	ATE (YR-MO	-DA)		APPRO	OVED	
									·											
												•				•				
REV																				
SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29					
REV STAT				RE	V															
OF SHEET:	S 			SH	EET	Ų.	1	2	3	4	5	6	7	8	9	10	11	12	12	14
PMIC N/A	<u>.</u>				ARED B an Ngu					ום	EFENS					PPLY		rer		
	ITAF	RΥ			KED BY eff Bo															
THIS DRAWIN FOR USE BY /	ALL DEF	VAILAE PARTME			OVED E ichael		ye			512		9 P						AL,		s,
AND AGEN DEPARTMEN			i .	DRAW	ING AF					-	-	T			T					
AMSC N/A				REVI	SION L	93-10 .EVEL)-29			SIZ A	E	1	E CO			59	962-	9317	73	
										SHI	ET		1		OF		29			


DESC FORM 193

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E450-93

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number 1/	<u>Circuit function</u>	Access time
01	7c451	512 x 9 Cascadable Clocked FIFO	30 ns
02	7C451	512 x 9 Cascadable Clocked FIFO	20 ns
03	7 C451	512 x 9 Clocked FIFO	14 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
x	See figure 1	32	Dual-in-line Package
Y	CQCC1-N32	32	Rectangular leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1/ Generic numbers are listed on the Standardized Military Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-BUL-103 (see 6.7.3 herein).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93173
DAYTON, OHIO 45444	1	REVISION LEVEL	SHEET 2

DESC FORM 193A

JUL 91

1.3 Absolute maximum ratings. 2/			
Supply voltage range to ground potential (V_{CC}) DC voltage applied to the outputs in the high Z state - DC input voltage		-1835 50°C	
1.4 <u>Recommended operating conditions</u> .			
Supply voltage (V_{CC})	- +4.5 V dc - O V dc - 2.2 V dc m - 0.8 V dc m 55°C to +	minimum to +5.5 V dc maxil inimum aximum 125°C	mum
1.5 <u>Digital logic testing for device classes Q and V</u> .			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	<u>3</u> / percent		
2. APPLICABLE DOCUMENTS			
2.1 Government specification, standards, bulletin, and h specification, standards, bulletin, and handbook of the iss of Specifications and Standards specified in the solicitat herein.	sue listed in tha	t issue of the Department	of Defense Index
SPECIFICATION			
MILITARY			
MIL-I-38535 - Integrated Circuits, Manufacturing,	General Specific	ation for.	
STANDARDS			
MILITARY			
MIL-STD-883 - Test Methods and Procedures for Mic MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	roelectronics.		
BULLETIN			
MILITARY			
MIL-BUL-103 - List of Standardized Military Drawi	ngs (SMD's).		
2/ Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect relia 3/ Values will be added when they become available.	ermanent damage t	o the device. Extended o	peration at the
STANDARDIZED MILITARY DRAWING	SIZE A		5962-93173
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	£1.	REVISION LEVEL	SHEET
- · · · · · · · · · · · · · · · · · · ·		VEATOTOM PEACE	, Olibert

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsylvania Street, N.W., Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3.
- 3.2.4 <u>Radiation exposure circuit</u>. The radiation exposure circuit will be provided when RHA product becomes available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-93173
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-I-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93173
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A	Device			Unit
		$-55^{\circ}C \le T_C \le +125^{\circ}C$ 4.5 V $\le V_{CC} \le 5.5$ V unless otherwise specified	subgroups	type	Min	Max	
Output high voltage	V _{ОН}	V _{CC} = 4.5 V, I _{OH} = -2.0 mA V _{IN} = V _{IH} (Min), V _{IL} (Max)	1,2,3	All	2.4		٧
Output low voltage	V _{OL}	V _{CC} = 4.5 V, I _{OL} = 8.0 mA V _{IN} = V _{IH} (Min), V _{IL} (Max)	1,2,3	All		0.4	٧
Input high voltage 1/2/	v _{IH}		1,2,3	All	2.2		٧
Input low voltage 1/2/	v _{IL}		1,2,3	ALL		0.8	٧
Input leakage current	IIX	V _{CC} = Max	1,2,3	All	-10	+10	μΑ
Output leakage current	I _{OZ}	OE > VIN VOUT = VSS to VCC	1,2,3	ALL	-10	+10	μΑ
Power supply current 3/	I _{CC1}	V _{CC} = 5.5 V, I _{OUT} = 0 mA, V _{IN} = 0 to 3.0 V	1,2,3	01		110	mA
		I'N C CO STO		02		130	
				03		150	
Power supply current 4/	I _{CC2}	V _{CC} = 5.5 V, I _{OUT} = 0 mA, V _{IN} = 0 to 3.0 V	1,2,3	ALL		80	πΑ
Standby current <u>5</u> /	I _{CC3}	V _{CC} = 5.5 V, I _{OUT} = 0 mA, All inputs = V _{CC}	1,2,3	All		30	mΑ
Input capacitance <u>6</u> /	CIN	V _{CC} = 5.0 V, T = 25°C, f = 1 MHz, (see 4.4.1e)	4	ALL		10	pF
Output capacitance <u>6</u> /	COUT	V _{CC} = 5.0 V, T = 25°C, f = 1 MHz (see 4.4.1e)	4	Ali		12	pF
Functional testing 7/		See 4.4.1c	7,8A,8B	All			

See footnotes at end of table

STANDARDIZED MILITARY DRAWING	SIZE A		5962-93173
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

Test	Symbol	Condit -55°C ≤ T _C 4.5 V ≤ V _C unless ot	≤ +125°C	Group A subgroups	Device type	Lin	nit	Unit	
		unless of specif	herwise fied	Subgroups	Суре	Min	Max		
				0 10 11	01	30			
Write clock cycle	tckw	See figures 3	and 4 <u>8</u> /	9,10,11	02	20		ns	
					03	14			
				0.40.44	01	30		ns	
Read clock cycle	^t CKR			9,10,11	02	20			
					03	14			
				0.40.44	01	12			
Clock high	^t ckH			9,10,11	02	9		ns	
					03	6.5			
				0 10 11	01	12			
Clock low	^t CKL			9,10,11	02	9	-	ns	
				1	03	6.5			
D-4				0 10 11	01		20		
Data access time $9/$	^t A			9,10,11	02		15	ns	
				i	03		10		
Previous output data hold after read high	^t oH			9,10,11	ALL	0	:	ns	
Previous flag hold after read/write high	† _{FH}			9,10,11	ALL	0		ns	
		=			01	12			
Data set-up	t _{SD}			9,10,11	02	9		ns	
					03	7	†	1	
Data hold	t _{HD}			9,10,11	ALL	0		ns	
		1			01	12	 	+	
Enable set-up	^t sen			9,10,11	02	9	 	ns	
					03	7		1	
Enable hold	t _{HEN}			9,10,11	ALL	0		ns	
See footnotes at end of tab	le.	1			<u> </u>	<u> </u>			
STANDARDI: MILITARY DR			SIZE				59	62-9:	
DEFENSE ELECTRONICS DAYTON, OHIO		CENTER		DEV	SION L	ELEPT.	SHE	E.M.	

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$	Group A	Device	Lim	ni t	Unit
		-55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	
<u>10</u> /			1	01		20	
OE low to output data valid	^t OE	See figures 3 and 4 8/	9,10,11	02		15	ns
				03		10	
6/ <u>10</u> / OE low to output data in low Z	t _{OLZ}		9,10,11	ALL	0		ns
6/ 11/ 12/				01 20			
OE high to output data in high Z	t _{OHZ}		9,10,11	02		15	ns
				03		10	
			9,10,11	01		20	ns
Read high to parity generation	^t PG		9,10,11	02 15	15		
				03	_	10	<u> </u>
Read high to parity error	t _{PE}		9,10,11	01		20	ns
flag				02		15	
				03		10	
Flag Delay			9,10,11	01		20	ns
riag belay	*FD		1 // // //	02		15	
		1		03		10	<u>.</u>
Opposite clock after clock	^t skew1		9,10,11	ALL	0		ns
Opposite clock before clock			9,10,11	01	30		ns
opposite crock before crock	t _{SKEW2}		1,,.	02	20	ļ	_
				03	14		
Mas <u>te</u> r peset pulse width	t _{PMR}		9,10,11	01	30	 	ns
(MR Low)	PMR			02	20	<u> </u>	4
		_		03	14	 	
Last <u>va</u> lid clock low set-up to MR low	^t scmr		9,10,11	ALL	0		ns
Data hold from MR low	^t OHMR		9,10,11	ALL	0		ns
See footnotes at end of table	e.		····				

A

REVISION LEVEL

SHEET

8

DESC FORM 193A JUL 91

MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions -55°C ≤ T_C ≤ +125°C 4.5 V ≤ V_{CC} ≤ 5.5 V	Group A	Device	Lin	Unit	
		unless otherwise specified	subgroups	type	Min	Max	
W		0 -	0.10.11	01	30		
Master reset recovery (MR high set-up to first	^t mrr	See figures 3 and 4 8/	9,10,11	02	20		ns
enabled write/read)				03	14]
MR high to flags valid t _{MRF}			9,10,11	01		30	
		9,10,11	02		20	ns	
				03		14	
MD bish as data substituting			9,10,11	01		30	
MR high to data outputs low	^t amr		7,10,11	02		20	ns
			03		14		
Program mode - MR low set-up				01	30		
	^t SMRP		9,10,11	02	20		ns
				03	14		
]	9,10,11	01	25		
Program mode - MR low hold	^t hmrp	HMRP		02	15		ns
				03	10		
				01	30		ns
Program Mode - write high to read high	t _{FTP}		9,10,11	02	20		
		:		03	14		1
		1	0.40.45	01		30	ns
Program mode - data access time	^t AP		9,10,11	02		20	
				03		14	
Program <u>m</u> ode - data hold time from MR high	^t OHP		9,10,11	ALL	0		ns

 $[\]underline{1}$ / These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

^{5/} Read and write clocks switch at maximum frequency.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93173
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

 $[\]underline{\mathbf{Z}}$ / The $\mathbf{V}_{\underline{\mathbf{IH}}}$ and $\mathbf{V}_{\underline{\mathbf{IL}}}$ spec<u>if</u>ications apply for all inputs ex<u>ce</u>pt $\overline{\mathbf{XI}}$ and $\overline{\mathbf{FL}}$. The $\overline{\mathbf{XI}}$ pin is not a TIL input. It is connected to either \mathbf{XO} of the previous device or $\mathbf{V}_{\underline{\mathbf{SS}}}$. FL must be connected to either $\mathbf{V}_{\underline{\mathbf{SS}}}$ or $\mathbf{V}_{\underline{\mathbf{CC}}}$.


 $[\]underline{3}$ / Clocks and clock enables switch at maximum frequency (f_{MAX}), while data inputs switch at $f_{MAX}/2$.

 $[\]underline{4}/$ Clocks and clock enables switch at 20 MHz, while the data inputs switch at 10 MHz.

TABLE I. <u>Electrical performance characteristics</u> - continued.

- 6/ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.
- $\underline{ ilde{T}}$ The 03 device cannot be cascaded. The total propagation delay to transfer data from one FIFO to another FIFO is greater than the 14 ns access time.
- 8/ AC tests are performed with input rise and fall times of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and the output load in figure 4A unless otherwise noted.
- 9/ Access time includes all data outputs switching simultaneously.
- $\underline{10}/$ $t_{\mbox{\scriptsize OE}}$ and $t_{\mbox{\scriptsize OLZ}}$ are measured at $\underline{+}100$ mV from the steady state.
- 11/ C_L = 5pF for t_{OHZ}. See output load circuit 4B.
- $\underline{12}$ / t_{OHZ} is measured at +500 mV from V_{OL} and -500 mV from V_{OH} .
- 13/ t_{SKEW1} is the minimum time an opposite clock can occur after a clock and still be guaranteed not to be included in the current clock cycle (for purposes of flag update). If the opposite clock occurs less than t_{SKEW1} after the clock, the decision of whether or not to include the opposite clock in the current clock cycle is arbitrary. The opposite clock is the signal to which a flag is not synchronized; i.e., CKW is the opposite clock for Empty and Almost Empty flags, CKR is the opposite clock for the Almost Full, Half Full, and Full flags. The clock is the signal to which a flag is synchronized; i.e., CKW is the clock for the Half Full, Almost Full, and Full flags, CKR is the clock for Empty and Almost Empty flags.
- t_{SKEW2} is the minimum time an opposite clock can occur before a clock and still be guaranteed to be included in the current clock cycle (for purposes of flag update). If the opposite clock occurs less than t_{SKEW2} before the clock, the decision of whether or not to include the opposite clock in the current clock cycle is arbitrary.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-93173
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10



		DIMEN	ISIONS		
SYMBOL	MILIM	MILIMETERS		HES	
	MIN	MAX	MIN	MAX	
Α	3.94	5.08	0.155	0.200	
b	0.38	0.51	0.015	0.020	
b1	1.14	1.65	0.045	0.065	
С	0.23	0.30	0.009	0.012	
D	41.9	42.8	1.650	1.685	
E	6.22	7.87	0.245	0.310	
E1	7.37	8.13	0.29	0.32	
е	2.29	2.79	0.09	0.11	
еA	8.38	9.91	0.33	0.39	
L	3.18	5.08	0.125	0.200	
L1	3.18	5.08	0.125	0.200	
α	3°	15°	3°	15°	
Q	0.38	1.52	0.015	0.06	
S	1.65	2.41	0.065	0.095	
S1	0.13		0.005		

Note: The US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. <u>Case Outline</u>.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-93173
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11


Device Types	ALL
Case Outlines	Х, Ү
Terminal Number	Terminal Symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 28 29 30 31 32	O


Figure 2. <u>Terminal connections</u>.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-93173
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

Ē/F	PAFE	HF	State
0	0	1	Empty
1	0	1	Almost Empty
1	1	1	Less than or Equal to Half Full
1	1	0	Greater than Half Full
1	0	0	Almost Full
0	0	0	Full

Figure 3. Flag truth tables.














FIGURE 4. Switching waveforms - continued.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93173
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

















NOTES:

- 1/ To only perform reset (no programming), the following criteria must be met: ENW or CKW must be inactive while MR is low.
- To only perform reset (no programming), the following criteria must be met: ENR or CKR must be inactive while MR is low.
- $\frac{3}{4}$ All data outputs $\frac{Q_{0-8}}{Q_{0-8}}$ go low as a result of the rising edge of MR after t_{AMR}. $\frac{4}{4}$ All data outputs $\frac{Q_{0-8}}{Q_{0-8}}$ will remain valid until t_{OHMR} if either the first read shown did not occur or if the read occurred soon enough such that the valid data was caused by it.
- "Count" is the number of words in the FIFO.
- 6/ CKR is clock; CKW is opposite clock.
- 7/ R3 updates the flag to the empty state by asserting E/F. Because W1 occurs greater than t_{SKEW1} after R3, R3 does not recognize W1 when updating flag status. But because W1 occurs greater than t_{SKEW2} before R4, R4 includes W1 in the flag update and, therefore, updates FIFO to almost empty state. It is important to note that R4 is a latent cycle; i.e., it only updates the flag status regardless of the state of ENR. It does not change the count or the FIFO's data outputs.
- The FIFO is assumed to be programmed with P>O (i.e., PAPE does not transition at empty or full).
- $\frac{1}{2}$ / R2 is ignored because the FIFO is empty (count=0). It is important to note that R3 is also ignored because W3, the first enabled write after empty, occurs less than t_{SKEW2} before R3. Therefore, the FIFO still appears empty when R3 occurs. Because W3 occurs greater than t_{SKEW2} before R4, R4 includes W3 in the flag update.
- 10/ The FIFO is assumed to be programmed to its default flag values. Empty is 16 words from empty; almost full is 16 locations from full.
- 11/ R4 only updates the flag status. It does not affect the count because ENR is high.
- $\underline{12}$ / When making the transition from almost empty to intermediate, the count must increase by two (16 \Rightarrow 18; two enabled writes: W2, W3) before a read (R4) can update flags to the less than half full state.
- 13/ CKW is clock and CKR is opposite clock.
- 14/ Count = 257 indicates half full.
- 15/ When the FIFO contains 256 words, the rising edge of the next enableled write causes the HF to be true (low).
- 16/ The HF write flag update cycle does not affect the count because ENW is high. It only updates HF to high.
- 17/ When making the transition from half full to less than half full, the count must decrease by two (257 \rightarrow 255; two enabled reads: R2 and R3) before a write ($\underline{\text{W4}}$) can update flags to less than half full.
- 18/ W2 updates the flag to the almost full state by assering PAFE. Because R1 occurs greater than t_{SKEW1} after W2 does not recognize R1 when updating the flag status. W3 includes R2 in the flag update because R2 occurs greater than t_{SKEW2} before W3. Note that W3 does not have to be enabled to update flags.

 19/ The dashed lines show W3 as a flag update write rather than an enabled write because ENW is deasserted.
- 20/ W2 is ignored because the FIFO is full (count = 512). It is important to note that W3 is also ignored because R3, the first enabled read after full, occurs less than t_{SKEW2} before W3. Therefore, the FIFO still appears full when W3 occurs. Because R3 occurs greater than t_{SKEW2} before W4, W4 includes R3 in the flag update.
- 21/ The FIFO is assumed to be programmed to generate even parity.
- $\overline{22}$ / If Q_{0-7} "new word" also has an even number of 1s, then PG stays low. $\overline{23}$ / If Q_{0-7} "new word" also has an odd number of 1s, then PG stays high.
- 24/ The FIFO is assumed to be programmed to check for even parity.
- $\frac{25}{1}$ / This example assumes that the time from the CKR rising edge to valid word M + 1 \geq t_A.
- 26/ If ENR was high around the rising edge of CKR (i.e., read disabled), the valid data at the far right would once again be word M instead of work M + 1.

FIGURE 4. Switching waveforms - continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-93173
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 24

TABLE IIA. <u>Electrical test requirements</u>. <u>1</u>/ <u>2</u>/ <u>3</u>/ <u>4</u>/ <u>5</u>/ <u>6</u>/ <u>7</u>/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord MIL-I-38535,	ance with
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9
2	Static burn-in I and II (method 1015)	Not required	Not required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*,7* A
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10,	1*,2,3,7*, 8A,8B,9,10,	1*,2,3,7*, 8A,8B,9, 10,11
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
8	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B A	1,2,3,7, 8A,8B,9, 10,11 Δ
9	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

- 1/ Blank spaces indicate tests are not applicable.
- Any or all subgroups may be combined when using high-speed testers.
 Subgroups 7 and 8 functional tests shall verify the truth table.
- * indicates PDA applies to subgroup 1 and 7.
- ** see 4.4.1e.
- $\underline{6}$ / $\underline{\Lambda}$ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- 7/ See 4.4.1d.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93173
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 25

TABLE IIB. Delta limits at +25°C.

Parameter <u>1</u> /	Device types
	All
IIX	10% of specified value in table IA
¹ oz	10% of specified value in table IA
I _{CC3}	10% of specified value in table IA

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-1-38535.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93173
		REVISION LEVEL	SHEET 26

- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device classes Q and V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
- 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93173
		REVISION LEVEL	SHEET 27

- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38535, MIL-STD-1331, and as follows:

CIN	Input terminal capacitance.
COUT	Output terminal capacitance.
ICC	Supply current.
IIX	Input current.
IOZ	Output current.
T _C	Case temperature.
vcc	Positive supply voltage (5.0 V).

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6.5.2 Waveforms.

Waveform symbol	Input	Output	
	MUST BE VALID	WILL BE VALID	
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L	
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H	
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN	
		HIGH IMPEDANCE	

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93173
		REVISION LEVEL	SHEET 28

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-SID-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>Listing</u>
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML - 38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93173
		REVISION LEVEL	SHEET 29