

## FDD6635

### 35V N-Channel PowerTrench® MOSFET

#### General Description



This N-Channel MOSFET has been produced using Fairchild Semiconductor's proprietary PowerTrench technology to deliver low  $R_{DS(on)}$  and optimized  $BVDSS$  capability to offer superior performance benefit in the applications.

#### Applications

- Inverter
- Power Supplies

#### Features

- 59 A, 35 V       $R_{DS(ON)} = 10 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$   
 $R_{DS(ON)} = 13 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
- Fast Switching
- RoHS compliant



#### Absolute Maximum Ratings

$T_A=25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Ratings	Units
$V_{DSS}$	Drain-Source Voltage	35	V
$V_{DS(\text{Avalanche})}$	Drain-Source Avalanche Voltage (maximum)	(Note 4)	V
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Continuous Drain Current $@ T_C=25^\circ\text{C}$	(Note 3)	A
	$@ T_A=25^\circ\text{C}$	(Note 1a)	
	Pulsed	(Note 1a)	
$P_D$	Power Dissipation $@ T_C=25^\circ\text{C}$	(Note 3)	W
	$@ T_A=25^\circ\text{C}$	(Note 1a)	
	$@ T_A=25^\circ\text{C}$	(Note 1b)	
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +150	°C

#### Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	2.7	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

#### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape width	Quantity
FDD6635	FDD6635	D-PAK (TO-252)	13"	12mm	2500 units

<b>Electrical Characteristics</b>						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Drain-Source Avalanche Ratings</b>						
E <sub>AS</sub>	Drain-Source Avalanche Energy (Single Pulse)	V <sub>DD</sub> = 35 V, I <sub>D</sub> = 15 A, L = 1mH			113	mJ
I <sub>AS</sub>	Drain-Source Avalanche Current			15		A
<b>Off Characteristics</b> (Note 2)						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	35			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		32		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 28 V, V <sub>GS</sub> = 0 V			1	μA
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V			±100	nA
<b>On Characteristics</b> (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1	1.9	3	V
ΔV <sub>GS(th)</sub> ΔT <sub>J</sub>	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		-5		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 13 A V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A, T <sub>J</sub> =125°C	8.2 10.2 12.4	10 13 16		mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 15 A		53		S
<b>Dynamic Characteristics</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		1400		pF
C <sub>oss</sub>	Output Capacitance			317		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			137		pF
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> = 15 mV, f = 1.0 MHz		1.4		Ω
<b>Switching Characteristics</b> (Note 2)						
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 1 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω		11	20	ns
t <sub>r</sub>	Turn-On Rise Time			6	12	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			28	45	ns
t <sub>f</sub>	Turn-Off Fall Time			14	25	ns
Q <sub>g(TOT)</sub>	Total Gate Charge, V <sub>GS</sub> = 10V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 15 A		26	36	nC
Q <sub>g</sub>	Total Gate Charge, V <sub>GS</sub> = 5V			13	18	nC
Q <sub>gs</sub>	Gate-Source Charge			3.9		nC
Q <sub>gd</sub>	Gate-Drain Charge			5.3		nC

## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Drain-Source Diode Characteristics</b>						
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$ , $I_S = 15 \text{ A}$ (Note 2)		0.8	1.2	V
$\text{trr}$	Diode Reverse Recovery Time	$\text{IF} = 15 \text{ A}$ , $d\text{IF}/dt = 100 \text{ A}/\mu\text{s}$		26		ns
$\text{Qrr}$	Diode Reverse Recovery Charge			16		nC

**Notes:**

- $R_{0JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{0JC}$  is guaranteed by design while  $R_{0CA}$  is determined by the user's board design.



Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%

- Maximum current is calculated as: 
$$\sqrt{\frac{P_D}{R_{DS(on)}}}$$

where  $P_D$  is maximum power dissipation at  $T_C = 25^\circ\text{C}$  and  $R_{DS(on)}$  is at  $T_{J(max)}$  and  $V_{GS} = 10\text{V}$ . Package current limitation is 21A

- BV(avalanche) rating is guaranteed if device is operated within the UIS SOA boundary of the device.




a)  $R_{0JA} = 40^\circ\text{C/W}$  when mounted on a 1in<sup>2</sup> pad of 2 oz copper




b)  $R_{0JA} = 96^\circ\text{C/W}$  when mounted on a minimum pad.


## Typical Characteristics




**Figure 1. On-Region Characteristics**




**Figure 2. On-Resistance Variation with Drain Current and Gate Voltage**




**Figure 3. On-Resistance Variation with Temperature**



**Figure 4. On-Resistance Variation with Gate-to-Source Voltage**



**Figure 5. Transfer Characteristics**



**Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature**

# FDD6635 35V N-Channel PowerTrench® MOSFET

## Typical Characteristics




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Single Pulse Maximum Peak Current





Figure 12. Unclamped Inductive Switching Capability


## Typical Characteristics




**Figure 13. Transient Thermal Response Curve**

Thermal characterization performed using the conditions described in Note 1b.  
Transient thermal response will change depending on the circuit board design.


## Test Circuits and Waveforms




**Figure 14. Unclamped Inductive Load Test Circuit**




**Figure 15. Unclamped Inductive Waveforms**




**Figure 16. Gate Charge Test Circuit**



**Figure 17. Gate Charge Waveform**



**Figure 18. Switching Time Test Circuit**



**Figure 19. Switching Time Waveforms**

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST®	ISOPLANAR™	PowerSaver™	SuperSOT™-8
ActiveArray™	FASTR™	LittleFET™	PowerTrench®	SyncFET™
Bottomless™	FPST™	MICROCOUPLER™	QFET®	TinyLogic®
Build it Now™	FRFET™	MicroFET™	QS™	TINYOPTO™
CoolFET™	GlobalOptoisolator™	MicroPak™	QT Optoelectronics™	TruTranslation™
CROSSVOLT™	GTO™	MICROWIRE™	Quiet Series™	UHC™
DOME™	HiSeC™	MSX™	RapidConfigure™	UltraFET®
EcoSPARK™	I²C™	MSXPro™	RapidConnect™	UniFET™
E²CMOST™	i-Lo™	OCX™	μSerDes™	VCX™
EnSigna™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER®	Wire™
FACT™	IntelliMAX™	OPTOLOGIC®	SMART START™	
FACT Quiet Series™		OPTOPLANAR™	SPM™	
Across the board. Around the world.™		PACMAN™	Stealth™	
The Power Franchise®		POP™	SuperFET™	
Programmable Active Droop™		Power247™	SuperSOT™-3	
		PowerEdge™	SuperSOT™-6	

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.