

## 2K/4K ROM, Z8 FAMILY MICROCOMPUTER

- COMPLETE MICROCOMPUTER
- 2K OR 4K BYTES OF ROM
- 28 PINS OR 40 PINS VERSIONS AVAILABLE
- 128 BYTES OF RAM
- 22 TO 32 I/O LINES
- UP TO 60K BYTES ADDRESSABLE EXTERNAL SPACE EACH FOR PROGRAM AND DATA MEMORY
- 144-BYTE REGISTER FILE, INCLUDING 124 GENERAL PURPOSE REGISTERS, 4 I/O PORT REGISTERS, AND 16 STATUS AND CONTROL REGISTERS
- MINIMUM INSTRUCTION EXECUTION TIME 1 $\mu$ s, AT 12MHz
- VECTORED PRIORITY INTERRUPTS FOR I/O, COUNTER/TIMERS, AND UART
- FULL-DUPLEX UART AND TWO PROGRAMMABLE 8-BIT COUNTER/TIMERS, EACH WITH A 6-BIT PROGRAMMABLE PRESCALER
- REGISTER POINTER SO THAT SHORT, FAST INSTRUCTIONS CAN ACCESS ANY OF NINE WORKING-REGISTER GROUPS IN 1.5 $\mu$ s (8MHz)
- ON-CHIP OSCILLATOR WHICH ACCEPTS CRYSTAL OR EXTERNAL CLOCK DRIVE
- SINGLE + 5V POWER SUPPLY ALL PINS TTL COMPATIBLE
- AVAILABLE IN 8MHz AND 12MHz VERSIONS

### DEVICE SUMMARY

DEVICE	ROM	I/O LINE	PACKAGE
Z8611	4K	32	PDIP40
Z8610	4K	22	PDIP28
Z8601	2K	32	PDIP40
Z8600	2K	22	PDIP28
Z8681	0	24	PDIP40




Figure 1 : Logic Functions




Figure 2 : 40 Pins DIL Configuration.





Figure 3 : 28 Pins DIL Configuration.



## GENERAL DESCRIPTION

The Z8 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8 offers faster execution ; more efficient use of memory ; more sophisticated interrupt, input/output and bit-manipulation capabilities ; and easier system expansion.

Under program control, the Z8 can be tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 2K or 4K bytes of internal ROM, a traditional microprocessor that manages up to 120K bytes of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS. In all configurations, a large number of pins remain available for I/O.

## ARCHITECTURE

Z8 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8 fulfills this with 32 pins dedicated to input/output. These lines are grouped into four ports of eight lines each and are configurable

under software control to provide timing, status signals, serial or parallel I/O with or without hand-shake, address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a microprocessor that can address 120K bytes of external memory (figure 4).


Three basic address spaces are available to support this wide range of configurations : program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from copying with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip.

Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

## ARCHITECTURE (Continued)

Figure 4 : Block Diagram



VR001211

\* Z8601 = 2048 x 8 bit ; Z8611 = 4096 x 8 bit ; Z8681 = External Prog Memory.

## PIN DESCRIPTIONS

**P0<sub>0</sub>-P0<sub>7</sub>.** *I/O Port Lines* (input/outputs, TTL compatible). 8 lines nibble-programmable that can be configured under program control for I/O or external memory interface.

**P1<sub>0</sub>-P1<sub>7</sub>.** *I/O Port Lines* (input/outputs, TTL compatible). 8 lines byte programmable that can be configured under program control for I/O or multiplexed address (A<sub>0</sub>-A<sub>7</sub>) and data (D<sub>0</sub>-D<sub>7</sub>) lines used to interface with program/data memory.

**P2<sub>0</sub>-P2<sub>7</sub>.** *I/O Port Lines* (input/outputs, TTL compatible). 8 lines bit programmable. In addition they can be configured to provide open-drain output.

**P3<sub>0</sub>-P3<sub>7</sub>.** *I/O Port Lines* (TTL compatible) 4 lines input (P3<sub>0</sub>-P3<sub>3</sub>), 4 lines output (P3<sub>4</sub>-P3<sub>7</sub>). They can also be configured as control lines.

**AS.** *Address Strobe* (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of AS. Under program control, AS can be placed in the high-impedance state along with ports 0 and 1, Data Strobe and Read/Write.

**DS.** *Data Strobe* (output, active Low). Data Strobe is activated once for each external memory transfer.

**RESET.** *Reset* (input, active Low). RESET initializes the Z86xx. When RESET is deactivated, program execution begins from internal program location 000CH.

**R/W.** *Read/Write* (output). R/W is Low when the Z86xx is writing to external program or data memory.

**PIN DESCRIPTIONS** (Continued)

XTAL1, XTAL2. *Crystal 1, Crystal 2* (time-base input and output). These pins connect a parallel-resonant crystal (8 or 12MHz maximum) or an external single-phase clock (8 or 12MHz maximum) to the on-chip clock oscillator and buffer.

**ADDRESS SPACES Z8601/Z8600**

**Program Memory.** The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas : one internal and the other external (figure 5). The first 2048 bytes consist of on-chip mask programmed ROM. At addresses 2048 and greater, the Z8601 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.



**Data Memory.** The Z8601 can address 62K bytes of external data memory beginning at locations 2048 (figure 6). External data memory may be included with or separated from the external program memory space.

DM, an optional I/O function that can be programmed to appear on pin P3<sub>4</sub>, is used to distinguish between data and program memory space.

**Register File.** The 144-byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in figure 10.

Z8601 instructions can access registers directly or indirectly with an 8-bit address field. The Z8601 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In this case, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (figure 11). The Register Pointer addresses the starting location of the active working-register group.

**Stacks.** Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 2048 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

**Figure 5 : Program Memory Map.****Figure 6 : Data Memory Map.**

## ADDRESS SPACES Z8611/Z8610

**Program Memory.** The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas : one internal and the other external (figure 7). The first 4096 bytes consist of on-chip mask programmed ROM. At addresses 4096 and greater, the Z8611 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

**Data Memory.** The Z8611 can address 60K bytes of external data memory beginning at locations 4096 (figure 8). External data memory may be included with or separated from the external program memory space.

**DM**, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space.

**Register File.** The 144-byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in figure 10.

Z8611 instructions can access registers directly or indirectly with an 8-bit address field. The Z8611 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In this case, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (figure 11). The Register Pointer addresses the starting location of the active working-register group.

**Stacks.** Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

Figure 7 : Program Memory Map.





Figure 8 : Data Memory Map.



**ADDRESS SPACES Z8681**

**Program Memory.** The Z8681 addresses 64K bytes of external program memory space (Figure 9).

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at location 000C<sub>H</sub> after a reset.


**Data Memory.** The Z8681 can address 64K bytes of external data memory. External data memory may be included with or separated from the external program memory space. DM, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space.

**Register File.** The 143-byte register file includes three I/O port registers (R0, R2, R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 10.

Z8681 instructions can access registers directly or indirectly with an 8-bit address field. This also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 10).

The Register Pointer addresses the starting location of the active working-register group (Figure 11).

**Stacks.** Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

**Figure 9 : Address Spaces**

ADDRESS SPACES (Continued)

Figure 10 : Register File.





Figure 11 : Register Pointer.




SERIAL INPUT/OUTPUT

Port 3 lines P30 and P37 can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second, for the 8MHz version.

The Z8 automatically adds a start bit and two stop bits to transmitted data (figure 12). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.


Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.

Figure 12 : Serial Data Formats.



**SERIAL INPUT/OUTPUT (Continued)**

**Figure 13 : Serial Data Formats (Continued)**



**COUNTER/TIMERS**

The Z8 contains two 8-bit programmable counter/timers (T<sub>0</sub> and T<sub>1</sub>), each driven by its own 6-bit programmable prescaler. The T<sub>1</sub> prescaler can be driven by internal or external clock sources ; however, the T<sub>0</sub> prescaler is driven by the internal clock only.

The 6-bit prescaler can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ<sub>4</sub> (T<sub>0</sub>) or IRQ<sub>5</sub> (T<sub>1</sub>), is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T<sub>1</sub> is user-definable and can be the internal microprocessor clock, 4MHz maximum for the 8MHz device and 6MHz maximum for the 12MHz device, divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1.5MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T<sub>0</sub>

output to the input of T<sub>1</sub>. Port 3 line P3<sub>6</sub> also serves as a timer output (T<sub>OUT</sub>) through which T<sub>0</sub>, T<sub>1</sub> or the internal clock can be output.

**I/O PORTS Z8601, Z8611**


The Z8 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

**Port 1** can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines P3<sub>3</sub> and P3<sub>4</sub> are used as the handshake controls RDY<sub>1</sub> and DAV<sub>1</sub> (ready and data available).

Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, AS, DS and R/W, allowing the Z8 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3<sub>3</sub> as a Bus Acknowledge input and P3<sub>4</sub> as a Bus Request output.

**Figure 14 : Port 1 Configuration.**




Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines P3<sub>2</sub> and P3<sub>5</sub> are used as the handshake controls DAV<sub>0</sub> and RDY<sub>0</sub>. Handshake signal assignment is dictated by the I/O direction of the upper nibble P0<sub>4</sub>-P0<sub>7</sub>.



## I/O PORTS (Continued)

For external memory references, Port 0 can provide address bits A<sub>8</sub>-A<sub>11</sub> (lower nibble) or A<sub>12</sub>-A<sub>15</sub> (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals AS, DS and R/W.


Figure 15 : Port 0 Configuration.



Port 2 bits can be programmed independently as input or output. This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines P<sub>31</sub> and P<sub>36</sub> are used as the handshake controls lines DAV<sub>2</sub> and RDY<sub>2</sub>. The handshake signal assignment for Port 3 lines P<sub>31</sub> and P<sub>36</sub> is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Figure 16 : Port 2 Configuration.




Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input (P<sub>30</sub>-P<sub>33</sub>) and four output (P<sub>34</sub>-P<sub>37</sub>). For serial I/O, lines P<sub>30</sub> and P<sub>37</sub> are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions : handshake for Ports 0, 1 and 2 (DAV and

RDY) ; four external interrupt request signals (IRQ<sub>0</sub>-IRQ<sub>3</sub>) ; timer input and output signals (T<sub>IN</sub> and T<sub>OUT</sub>) and Data Memory Select (DM).

Figure 17 : Port 3 Configuration.



## INTERRUPTS

The Z86x1 allows six different interrupts from eight sources : the four Port 3 lines P<sub>30</sub>-P<sub>33</sub>, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z86x1 interrupts are vectored. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

## CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors (C<sub>1</sub> ≤ 15pF) from each pin to ground. The specifications for the crystal are as follows :

- AT cut, series resonant
- Fundamental types, 8MHz and 12MHz
- Series resistance, R<sub>S</sub> ≤ 100Ω.

**I/O Ports (Z8681 only)**

The Z8681 has 24 lines available for input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address.

Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL Loads.

**Port 1** is a dedicated Z-BUS compatible memory interface. The operations of Port 1 are supported by the Address Strobe ( $\overline{AS}$ ) and Data Strobe ( $\overline{DS}$ ) lines, and by the Read/Write ( $R/\overline{W}$ ) and Data Memory ( $\overline{DM}$ ) control lines. The low-order program and data memory addresses ( $A_0-A_7$ ) are output through Port 1 (Figure 18) and are multiplexed with data in/out ( $D_0-D_7$ ).

Instruction fetch and data memory read/write operations are done through this port.

Port 1 cannot be used as a register nor can a handshake mode be used with this port.

The Z8681, wake up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address line are required with the Z8681, additional lines can be obtained by programming Port 0 bits as address bits. The least-significant four bits of Port 0 can be configured to supply address bits  $A_8-A_{11}$  for 4K byte addressing or both nibbles of Port 0 can be configured to supply address bits  $A_8-A_{15}$  for 64K byte addressing.

**Port 0** can be programmed as a nibble I/O port, or as an address port for interfacing external memory (Figure 19).

When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines  $P_{32}$  and  $P_{35}$  are used as the handshake controls  $DAV_0$  and  $RDY_0$ . Handshake signal assignment is dictated by the I/O direction of the upper nibble  $P_{04}-P_{07}$ .

For external memory references, Port 0 can provide address bits  $A_8-A_{11}$  (lower nibble) or  $A_8-A_{15}$  (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing.

Port 0 lines float after reset ; their logic state is unknown until the execution of an initialization routine that configures Port 0.


Such an initialization routine must reside within the first 256 bytes of executable code and must be physically mapped into memory by forcing the Port 0 address lines to a known state. See Figure 20. The proper Port initialization sequence is :

1. Write initial address ( $A_8-A_{15}$ ) of initialization routine to Port 0 address lines;
2. Configure Port 0 Mode Register to output  $A_8-A_{15}$  (or  $A_8-A_{11}$ ).


To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for the bus timing of the Z8681 after each reset. The initialization routine could include reconfiguration to eliminate this extended timing mode.

The following example illustrates the manner in which an initialization routine can be mapped in a Z8681 system with 4K of memory.

**Figure 18 : Port 1.**



**Figure 19 : Port 0.**




## I/O PORTS (Continued)

Example. In figure 20, the initialization routine is mapped to the first 256 bytes of program memory. Pull-down resistors maintain the address lines at a logic 0 level when these lines are floating. The leakage current caused by fanout must be taken into consideration when selecting the value of the pull-down resistors. The resistor value must be large

enough to allow the Port 0 output driver to pull the line to a logic one.

Generally, pull-down resistors are incompatible with TTL loads. If Port 0 drives into TTL input loads ( $I_{LOW} = 1.6mA$ ) the external resistors should be tied to  $V_{CC}$  and the initialization routine put in address space FF00H-FFFFH.

Figure 20 : Z8681, Port 0 Address Lines Tied to Logic 0.






## CONDITION CODES


Value	Mnemonic	Meaning	Flags Set
1000		Always True	...
0111	C	Carry	C = 1
1111	NC	No Carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No Overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not Equal	Z = 0
1001	GE	Greater than or Equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or Equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned Greater than or Equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	...

**INSTRUCTION FORMATS**


**Figure 21 : One-Byte Instruction Format.**







**Figure 22 : Two-bytes instruction Format.**






**Figure 23 : Three-Bytes Instruction Format.**



Instruction and Operation	Addr Mode		Opcode Byte (Hex)	Flags Affected							
	dst	src		C	Z	S	V	D	H		
<b>ADC</b> dst, src dst ← dst + src' + C	(Note 1)		1 <input type="checkbox"/>	*	*	*	*	0	*		
<b>ADD</b> dst, src dst ← dst + src	(Note 1)		0 <input type="checkbox"/>	*	*	*	*	0	*		
<b>AND</b> dst, src dst ← dst AND src	(Note 1)		5 <input type="checkbox"/>	-	*	*	*	0	-		
<b>CALL</b> dst SP ← SP - 2 @SP ← PC ; PC ← dst	DA IRR		D6 D4	-	-	-	-	-	-		
<b>CCF</b> C ← NOT C			EF	*	-	-	-	-	-		
<b>CLR</b> dst dst ← 0	R IR		B0 B1	-	-	-	-	-	-		
<b>COM</b> dst dst ← NOT dst	R IR		60 61	-	*	*	*	0	-		
<b>CP</b> dst, src dst - src	(Note 1)		A <input type="checkbox"/>	*	*	*	*	-	-		
<b>DA</b> dst dst ← DA dst	R IR		40 41	*	*	*	X	-	-		
<b>DEC</b> dst dst ← dst - 1	R IR		00 01	-	*	*	*	-	-		
<b>DECW</b> dst dst ← dst - 1	RR IR		80 81	-	*	*	*	-	-		
<b>DI</b> IMR (7) ← 0			8F	-	-	-	-	-	-		
<b>DJNZ</b> r, dst r ← r - 1 if r ≠ 0 PC ← PC + dst Range : + 127, - 128	RA		rA r = 0 - F	-	-	-	-	-	-		
<b>EI</b> IMR (7) ← 1			9F	-	-	-	-	-	-		
<b>INC</b> dst dst ← dst + 1	r R IR		rE r = 0 - F 20 21	-	-	-	-	-	-		
<b>INCW</b> dst dst ← dst + 1	RR IR		A0 A1	-	-	-	-	-	-		
<b>IRET</b> FLAGS ← @SP ; SP ← SP + 1 PC ← @SP ; SP ← SP + 2 ; IMR (7) ← 1			BF	*	*	*	*	*	*		
<b>JP</b> cc, dst if cc is true PC ← dst	DA IRR		cD c = 0 - F 30	-	-	-	-	-	-		
<b>JR</b> cc, dst if cc is true, PC ← PC + dst Range : + 127, - 128	RA		cB c = 0 - F	-	-	-	-	-	-		

Instruction and Operation	Addr Mode		Opcode Byte (Hex)	Flags Affected							
	dst	src		C	Z	S	V	D	H		
	r R R	Im R r	rC r8 r9 r = 0 - F	-	-	-	-	-	-		
<b>LD</b> dst, src dst ← src	r X r Ir R R IR IR	X r r r R Im Im R	C7 D7 E3 F3 E4 E5 E6 E7 F5	-	-	-	-	-	-		
<b>LDC</b> dst, src dst ← src	r lrr	lrr r	C2 D2	-	-	-	-	-	-		
<b>LDCI</b> dst,src dst ← src r ← r + 1 ; rr ← rr + 1	lr lrr	lrr lr	C3 D3	-	-	-	-	-	-		
<b>LDE</b> dst, src dst ← src	r lrr	lrr r	82 92	-	-	-	-	-	-		
<b>LDEI</b> dst, src dst ← src r ← r + 1 ; rr ← rr + 1	lr lrr	lrr lr	83 93	-	-	-	-	-	-		
<b>NOP</b>			FF	-	-	-	-	-	-		
<b>OR</b> dst, src dst ← dst OR src	(Note 1)		4 <input type="checkbox"/>	-	*	*	*	0	-		
<b>POP</b> dst dst ← @SP SP ← SP + 1	R IR		50 51	-	-	-	-	-	-		
<b>PUSH</b> src SP ← SP - 1 ; @SP ← src	R IR		70 71	-	-	-	-	-	-		
<b>RCF</b> C ← 0			CF	0	-	-	-	-	-		
<b>RET</b> PC ← @SP ; SP ← SP + 2			AF	-	-	-	-	-	-		
<b>RL</b> dst	 R IR		90 91	*	*	*	*	*	*		
<b>RLC</b> dst	 R IR		10 11	*	*	*	*	*	*		
<b>RR</b> dst	 R IR		E0 E1	*	*	*	*	*	*		
<b>RRC</b> dst	 R IR		C0 C1	*	*	*	*	*	*		
<b>SBC</b> dst, src dst ← dst - src - C	(Note 1)		3 <input type="checkbox"/>	*	*	*	*	1	*		

**Note** : 1. These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a  in this table, and its value is found in the following table to the left of the applicable addressing mode pair. For example, the opcode of an ADC instruction using the addressing modes r (destination) and lr (source) is 13.

Instruction and Operation	Addr Mode		Opcode Byte (Hex)	Flags Affected					
	dst	src		C	Z	S	V	D	H
<b>SCF</b> C ← 1			DF	1	-	-	-	-	-
<b>SRA</b> dst 	R	IR	D0 D1	*	*	*	0	-	
<b>SRP</b> src RP ← src		im	31	-	-	-	-	-	-
<b>SUB</b> dst, src dst ← dst - src		(Note 1)	2 □	*	*	*	*	1	*
<b>SWAP</b> dst 	R	IR	F0 F1	X	*	*	X	-	
<b>TCM</b> dst, src (NOT dst) AND src		(Note 1)	6 □	-	*	*	0	-	-
<b>TM</b> dst, src dst AND src		(Note 1)	7 □	-	*	*	0	-	-
<b>XOR</b> dst, src dst ← dst XOR src		(Note 1)	B □	-	*	*	0	-	-


Addr Mode		Lower Opcode Nibble
dst	src	
r	r	2
r	Ir	3
R	R	4
R	IR	5
R	IM	6

**Note** : 1. These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair. For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.





## CONTROL REGISTERS

**R240 SIO**  
Serial I/O Register  
(F0H ; Read/Write)




SERIAL DATA (D<sub>0</sub> = LSB)

**R241 TMR**  
Timer Mode Register  
(F1H ; Read/Write)




**R244 T0**  
Counter/Timer 0 Register  
(F4H ; Read/Write)



T<sub>0</sub> INITIAL VALUE (WHEN WRITTEN)  
(Range : 1-256 DECIMAL 01-00 HEX)  
T<sub>0</sub> CURRENT VALUE (WHEN READ)

**R245 PRE0**  
Prescaler 0 Register  
(F5H ; Write Only)




**COUNT MODE**  
0 = T<sub>0</sub> SINGLE-PASS  
1 = T<sub>0</sub> MODULO-N

RESERVED


PRESCALER MODULO  
(RANGE : 1-64 DECIMAL 01-00 HEX)

**R246 P2M**  
Port 2 Mode Register  
(F6H ; Write Only)




P<sub>2</sub>-P<sub>2</sub>, I/O DEFINITION  
0 DEFINES BIT AS OUTPUT  
1 DEFINES BIT AS INPUT

**R242 T1**  
Counter Timer 1 Register  
(F2H ; Read/Write)



T<sub>1</sub> INITIAL VALUE (WHEN WRITTEN) (Range : 1-256 DECIMAL 01-00 HEX)  
T<sub>1</sub> CURRENT VALUE (WHEN READ)

**R243 PRE1**  
Prescaler 1 Register  
(F3H ; Write Only)




**COUNT MODE**  
0 = T<sub>1</sub> SINGLE-PASS  
1 = T<sub>1</sub> MODULO-N

**CLOCK SOURCE**  
1 = T<sub>1</sub> INTERNAL  
0 = T<sub>1</sub> EXTERNAL TIMING INPUT (T<sub>N</sub>) MODE

PRESCALER MODULO  
(RANGE : 1-64 DECIMAL 01-00 HEX)

**R247 P3M**  
Port 3 Mode Register  
(F7H ; Write Only)



0 PORT 2 PULL-UPS OPEN DRAIN  
1 PORT 2 PULL-UPS ACTIVE

RESERVED

0 P<sub>32</sub> = INPUT P<sub>35</sub> = OUTPUT  
1 P<sub>32</sub> = DAV0/RDY0 P<sub>35</sub> = RDY0/DAV0

00 P<sub>33</sub> = INPUT P<sub>34</sub> = OUTPUT  
01 ) P<sub>33</sub> = INPUT P<sub>34</sub> = DM  
10 P<sub>33</sub> = DAV1/RDY1 P<sub>34</sub> = RDY1/DAV1  
11


0 P<sub>31</sub> = INPUT P<sub>36</sub> = OUTPUT (T<sub>AV</sub>)  
1 P<sub>31</sub> = DAV2/RDY2 P<sub>36</sub> = RDY2/DAV2

0 P<sub>30</sub> = INPUT P<sub>37</sub> = OUTPUT  
1 P<sub>30</sub> = SERIAL IN P<sub>37</sub> = SERIAL OUT

0 PARITY OFF  
1 PARITY ON

**CONTROL REGISTERS (Continued)**

**R248 P01M  
Port 0 and 1 Mode  
Register  
(F8H ; Write Only)**



P0<sub>4</sub> - P0<sub>0</sub> MODE  
OUTPUT = 00  
INPUT = 01  
A<sub>12</sub> - A<sub>5</sub> = 1X


EXTERNAL  
MEMORY  
TIMING  
NORMAL = 0  
EXTENDED = 1

P0<sub>0</sub> - P0<sub>3</sub> MODE  
00 = OUTPUT  
01 = INPUT  
1X = A<sub>6</sub> - A<sub>7</sub>

STACK  
SELECTION  
0 = EXTERNAL  
1 = INTERNAL


P1<sub>3</sub> - P1<sub>1</sub> MODE  
00 = BYTE OUTPUT  
01 = BYTE INPUT  
10 = AD<sub>0</sub> - AD<sub>7</sub>  
11 = HIGH-  
IMPEDANCE  
AD<sub>8</sub> - AD<sub>7</sub>  
A<sub>5</sub> 'DS, R/W,  
A<sub>9</sub> - A<sub>11</sub>, A<sub>12</sub> - A<sub>15</sub>  
IF SELECTED

**R251 IMR  
Interrupt Mask Register  
(FB0 ; Read/Write)**




1 ENABLES IRQ0-IRQ5  
(D<sub>5</sub> = IRQ0)  
RESERVED  
1 ENABLES INTERRUPTS

**R252 FLAGS  
Flag Register  
(FC<sub>H</sub> ; Read/Write)**



USER FLAG F1  
USER FLAG F2  
HALF CARRY FLAG  
DECIMAL ADJUST FLAG  
OVERFLOW FLAG  
SIGN FLAG  
ZERO FLAG  
CARRY FLAG

**R249 IPR  
Interrupt Priority Register  
(F9H ; Write Only)**



RESERVED


IRQ3, IRQ5  
PRIORITY  
(GROUP A)  
0 = IRQ5 > IRQ3  
1 = IRQ3 > IRQ5

IRQ0, IRQ2  
PRIORITY  
(GROUP B)  
0 = IRQ2 > IRQ0  
1 = IRQ0 > IRQ2

IRQ1, IRQ4  
PRIORITY  
(GROUP C)  
0 = IRQ1 > IRQ4  
1 = IRQ4 > IRQ1

INTERRUPT  
GROUP  
PRIORITY  
RESERVED = 000  
C > A > B = 001  
A > B > C = 010  
A > C > B = 011  
B > C > A = 100  
C > B > A = 101  
B > A > C = 110  
RESERVED = 111


**R253 RP  
Register Pointer  
(FD<sub>H</sub> ; Read/Write)**



REGISTER  
POINTER


DON'T CARE

**R254 SPH  
Stack Pointer  
(FE<sub>H</sub> ; Read/Write)**



STACK POINTER UPPER  
BYTE (SP<sub>6</sub> - SP<sub>15</sub>)


**R250 IRQ  
Interrupt Request  
Register  
(FA<sub>H</sub> ; Read/Write)**



RESERVED

IRQ0 = P<sub>3</sub> INPUT  
(D<sub>5</sub> = IRQ0)  
IRQ1 = P<sub>3</sub> INPUT  
IRQ2 = P<sub>3</sub> INPUT  
IRQ3 = P<sub>3</sub> INPUT,  
SERIAL INPUT  
IRQ4 = T<sub>1</sub> SERIAL  
OUTPUT  
IRQ5 = T<sub>1</sub>

**R255 SPL  
Stack Pointer  
(FF<sub>H</sub> ; Read/Write)**



STACK POINTER LOWER  
BYTE (SP<sub>0</sub> - SP<sub>7</sub>)

**OPCODE MAP**

		Lower Nibble (Hex)																
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Upper Nibble (Hex)	0	6, 5 DEC R <sub>1</sub>	6, 5 DEC IR <sub>1</sub>	6, 5 ADD r <sub>1</sub> , r <sub>2</sub>	6, 5 ADD r <sub>1</sub> , Ir <sub>2</sub>	10, 5 ADD R <sub>2</sub> , R <sub>1</sub>	10, 5 ADD IR <sub>2</sub> , R <sub>1</sub>	10, 5 ADD R <sub>1</sub> , IM	10, 5 ADD IR <sub>1</sub> , IM	6, 5 LD r <sub>1</sub> , R <sub>2</sub>	6, 5 LD r <sub>2</sub> , R <sub>1</sub>	12/10, 5 DJNZ r <sub>1</sub> , RA	12/10, 0 JR cc, RA	6, 5 LD r <sub>1</sub> , IM	12/10, 0 JP cc, DA	6, 5 INC r <sub>1</sub>		
	1	6, 5 RLC R <sub>1</sub>	6, 5 RLC IR <sub>1</sub>	6, 5 ADC r <sub>1</sub> , r <sub>2</sub>	6, 5 ADC r <sub>1</sub> , Ir <sub>2</sub>	10, 5 ADC R <sub>2</sub> , R <sub>1</sub>	10, 5 ADC IR <sub>2</sub> , R <sub>1</sub>	10, 5 ADC R <sub>1</sub> , IM	10, 5 ADC IR <sub>1</sub> , IM									
	2	6, 5 INC R <sub>1</sub>	6, 5 INC IR <sub>1</sub>	6, 5 SUB r <sub>1</sub> , r <sub>2</sub>	6, 5 SUB r <sub>1</sub> , Ir <sub>2</sub>	10, 5 SUB R <sub>2</sub> , R <sub>1</sub>	10, 5 SUB IR <sub>2</sub> , R <sub>1</sub>	10, 5 SUB R <sub>1</sub> , IM	10, 5 SUB IR <sub>1</sub> , IM									
	3	8, 0 JP IRR <sub>1</sub>	6, 1 SRP IM	6, 5 SBC r <sub>1</sub> , r <sub>2</sub>	6, 5 SBC r <sub>1</sub> , Ir <sub>2</sub>	10, 5 SBC R <sub>2</sub> , R <sub>1</sub>	10, 5 SBC IR <sub>2</sub> , R <sub>1</sub>	10, 5 SBC R <sub>1</sub> , IM	10, 5 SBC IR <sub>1</sub> , IM									
	4	8, 5 DA R <sub>1</sub>	8, 5 DA IR <sub>1</sub>	6, 5 OR r <sub>1</sub> , r <sub>2</sub>	6, 5 OR r <sub>1</sub> , Ir <sub>2</sub>	10, 5 OR R <sub>2</sub> , R <sub>1</sub>	10, 5 OR IR <sub>2</sub> , R <sub>1</sub>	10, 5 OR R <sub>1</sub> , IM	10, 5 OR IR <sub>1</sub> , IM									
	5	10, 5 POP R <sub>1</sub>	10, 5 POP IR <sub>1</sub>	6, 5 AND r <sub>1</sub> , r <sub>2</sub>	6, 5 AND r <sub>1</sub> , Ir <sub>2</sub>	10, 5 AND R <sub>2</sub> , R <sub>1</sub>	10, 5 AND IR <sub>2</sub> , R <sub>1</sub>	10, 5 AND R <sub>1</sub> , IM	10, 5 AND IR <sub>1</sub> , IM									
	6	6, 5 COM R <sub>1</sub>	6, 5 COM IR <sub>1</sub>	6, 5 TCM r <sub>1</sub> , r <sub>2</sub>	6, 5 TCM r <sub>1</sub> , Ir <sub>2</sub>	10, 5 TCM R <sub>2</sub> , R <sub>1</sub>	10, 5 TCM IR <sub>2</sub> , R <sub>1</sub>	10, 5 TCM R <sub>1</sub> , IM	10, 5 TCM IR <sub>1</sub> , IM									
	7	10/12, 1 PUSH R <sub>2</sub>	12/14, 1 PUSH IR <sub>2</sub>	6, 5 TM r <sub>1</sub> , r <sub>2</sub>	6, 5 TM r <sub>1</sub> , Ir <sub>2</sub>	10, 5 TM R <sub>2</sub> , R <sub>1</sub>	10, 5 TM IR <sub>2</sub> , R <sub>1</sub>	10, 5 TM R <sub>1</sub> , IM	10, 5 TM IR <sub>1</sub> , IM									
	8	10, 5 DECW RR <sub>1</sub>	10, 5 DECW IR <sub>1</sub>	12, 0 LDE r <sub>1</sub> , Ir <sub>2</sub>	18, 0 LDEI r <sub>1</sub> , Ir <sub>2</sub>													6, 1 DI
	9	6, 5 RL R <sub>1</sub>	6, 5 RL IR <sub>1</sub>	12, 0 LDE r <sub>2</sub> , Ir <sub>1</sub>	18, 0 LDEI r <sub>2</sub> , Ir <sub>1</sub>													6, 1 EI
	A	10, 5 INCW RR <sub>1</sub>	10, 5 INCW IR <sub>1</sub>	6, 5 CP r <sub>1</sub> , r <sub>2</sub>	6, 5 CP r <sub>1</sub> , Ir <sub>2</sub>	10, 5 CP R <sub>2</sub> , R <sub>1</sub>	10, 5 CP IR <sub>2</sub> , R <sub>1</sub>	10, 5 CP R <sub>1</sub> , IM	10, 5 CP IR <sub>1</sub> , IM									14, 0 RET
	B	6, 5 CLR R <sub>1</sub>	6, 5 CLR IR <sub>1</sub>	6, 5 XOR r <sub>1</sub> , r <sub>2</sub>	6, 5 XOR r <sub>1</sub> , Ir <sub>2</sub>	10, 5 XOR R <sub>2</sub> , R <sub>1</sub>	10, 5 XOR IR <sub>2</sub> , R <sub>1</sub>	10, 5 XOR R <sub>1</sub> , IM	10, 5 XOR IR <sub>1</sub> , IM									16, 0 IRET
	C	6, 5 RRC R <sub>1</sub>	6, 5 RRC IR <sub>1</sub>	12, 0 LDC r <sub>1</sub> , Ir <sub>2</sub>	18, 0 LDCI r <sub>1</sub> , Ir <sub>2</sub>				10, 5 LD r <sub>1</sub> , x, R <sub>2</sub>									6, 5 RCF
	D	6, 5 SRA R <sub>1</sub>	6, 5 SRA IR <sub>1</sub>	12, 0 LDC r <sub>2</sub> , Ir <sub>1</sub>	18, 0 LDCI r <sub>2</sub> , Ir <sub>1</sub>	20, 0 CALL* IRR		20, 0 CALL DA	10, 5 LD r <sub>2</sub> , x, R <sub>1</sub>									6, 5 SCF
	E	6, 5 RR R <sub>1</sub>	6, 5 RR IR <sub>1</sub>		6, 5 LD r <sub>1</sub> , Ir <sub>2</sub>	10, 5 LD R <sub>2</sub> , R <sub>1</sub>	10, 5 LD IR <sub>2</sub> , R <sub>1</sub>	10, 5 LD R <sub>1</sub> , IM	10, 5 LD IR <sub>1</sub> , IM									6, 5 CCF
	F	6, 7 SWAP R <sub>1</sub>	6, 7 SWAP IR <sub>1</sub>		6, 5 LD r <sub>1</sub> , r <sub>2</sub>		10, 5 LD R <sub>2</sub> , IR <sub>1</sub>											6, 0 NOP

Bytes per Instruction

EXECUTION CYCLES

PIPELINE CYCLES

MNEMONIC

FIRST OPERAND

SECOND OPERAND



Legend: R = 8 bit address  
 r = 4 bit address  
 R1 or r1 = Dst address  
 R2 or R2 = Src address  
 Sequence: Opcode, First Operand, Second Operand  
 Note : The blank areas are not defined.

Note : \* 2-byte instruction fetch cycle appears as a 3-byte instruction.

## ABSOLUTE MAXIMUM RATINGS\*

Symbol	Parameter	Value	unit
	Voltage on any pin relative to ground	-0.3 to 7.0	V
$T_A$	Operating Ambient Temperature	0 to 70	°C
$T_{STG}$	Storage Temperature	-65 to 150	°C

**Note :** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## TEST CONDITIONS

The characteristics below apply for the following standard conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin.

Standard test conditions are as follows :

- $+4.5 \leq V_{CC} \leq +5.5V$
- $GND = 0V$
- $0^\circ C \leq T_A \leq +70^\circ C$

Figure 24 : Test Circuits



## DC CHARACTERISTICS

Symbol	Parameter	Min.	Max.	unit	Condition
V <sub>CH</sub>	Clock input High Voltage	3.8	V <sub>CC</sub>	V	Driven by External Clock Generator
V <sub>CL</sub>	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub>	V	
V <sub>IL</sub>	Input Low Voltage	-0.3	0.8	V	
V <sub>RH</sub>	Reset Input High Voltage	3.8	V <sub>CC</sub>	V	
V <sub>RL</sub>	Reset Input Low Voltage	-0.3	0.8	V	
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = -250μA
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = +2.0mA
I <sub>IL</sub>	Input Leakage	-10	10	μA	0V ≤ V <sub>IN</sub> ≤ +5.25V
I <sub>OL</sub>	Output Leakage	-10	10	μA	0V ≤ V <sub>IN</sub> ≤ +5.25V
I <sub>IR</sub>	Reset Input Current		-50	μA	V <sub>CC</sub> = +5.25V, V <sub>RL</sub> = 0V
I <sub>CC</sub>	V <sub>CC</sub> Supply Current		180	mA	
I <sub>MM</sub>	V <sub>MM</sub> Supply Current		10	mA	Power Down Mode
V <sub>MM</sub>	Backup Supply Voltage	3	V <sub>CC</sub>	V	Power Down


## EXTERNAL I/O OR MEMORY, READ WRITE AND CLOCK CYCLE TIMING

N°	Symbol	Parameter	Z86xx/8MHz			Z86xx/12MHz			Notes
			Min.	Max.	Equation	Min.	Max.	Equation	
1	T <sub>DA(AS)</sub>	Address Valid to $\overline{AS}$ $\uparrow$ Delay	50		T <sub>PC</sub> - 75	35		T <sub>PC</sub> - 50	1, 2, 3
2	T <sub>DAS(A)</sub>	$\overline{AS}$ $\uparrow$ to Address Float Delay	70		T <sub>PC</sub> - 55	45		T <sub>PC</sub> - 40	1, 2, 3
3	T <sub>DAS(DR)</sub>	$\overline{AS}$ $\uparrow$ to Read Data Required Valid		360	4T <sub>PC</sub> - 140		220	4T <sub>PC</sub> - 110	1, 2, 3, 4
4	T <sub>WAS</sub>	AS Low Width	80		T <sub>PC</sub> - 45	55		T <sub>PC</sub> - 30	1, 2, 3
5	T <sub>DAZ(DS)</sub>	Address Float to $\overline{DS}$ $\downarrow$	0		3T <sub>PC</sub> - 125	0		3T <sub>PC</sub> - 65	1
6	T <sub>WDSR</sub>	$\overline{DS}$ (Read) Low Width	250		2T <sub>PC</sub> - 90	185		2T <sub>PC</sub> - 55	1, 2, 3, 4
7	T <sub>WDSW</sub>	$\overline{DS}$ (Write) Low Width	160		3T <sub>PC</sub> - 175	110		3T <sub>PC</sub> - 120	1, 2, 3, 4
8	T <sub>DDSR(DR)</sub>	$\overline{DS}$ $\downarrow$ to Read Data Required Valid		200	T <sub>PC</sub> - 55		130	T <sub>PC</sub> - 40	1, 2, 3, 4
9	T <sub>HDR(DS)</sub>	Read Data to $\overline{DS}$ $\downarrow$ Hold Time	0			0			1
10	T <sub>DDS(A)</sub>	$\overline{DS}$ $\uparrow$ to Address Active Delay	70		T <sub>PC</sub> - 55	45		T <sub>PC</sub> - 30	1, 2, 3
11	T <sub>DDS(AS)</sub>	$\overline{DS}$ $\uparrow$ to AS $\downarrow$ Delay	70		T <sub>PC</sub> - 75	55		T <sub>PC</sub> - 55	1, 2, 3
12	T <sub>DRW(AS)</sub>	R/W Valid to AS $\uparrow$ Delay	50		T <sub>PC</sub> - 65	30		T <sub>PC</sub> - 50	1, 2, 3
13	T <sub>DDS(R/W)</sub>	$\overline{DS}$ $\uparrow$ to R/W Not Valid	60		T <sub>PC</sub> - 75	35		T <sub>PC</sub> - 50	1, 2, 3
14	T <sub>DDW(DSW)</sub>	Write Data Valid to $\overline{DS}$ (Write) $\downarrow$ Delay	50		T <sub>PC</sub> - 55	35		T <sub>PC</sub> - 40	1, 2, 3
15	T <sub>DDS(DW)</sub>	$\overline{DS}$ $\uparrow$ to Write Data Not Valid Delay	70		5T <sub>PC</sub> - 215	45		5T <sub>PC</sub> - 160	1, 2, 3
16	T <sub>DA(DR)</sub>	Address Valid to Read Data Required Valid		410	T <sub>PC</sub> - 45		255	T <sub>PC</sub> - 30	1, 2, 3, 4
17	T <sub>DAS(DS)</sub>	AS $\uparrow$ to $\overline{DS}$ $\downarrow$ Delay	80			55			1, 2, 3

Notes : All values in ns.

1. Test Load 1.
2. Timing numbers given are for minimum T<sub>PC</sub>.
3. Also see clock cycle time dependent characteristics table.
4. When using extended memory timing add 2 T<sub>PC</sub>.

Figure 25 : External I/O or Memory Read/Write Timing.




## ADDITIONAL TIMING TABLE

N°	Symbol	Parameter	Z86xx/8MHz		Z86xx/12MHz		Unit	Notes
			Min.	Max.	Min.	Max.		
1	T <sub>PC</sub>	Input Clock Period	125	1000	83	1000	ns	1
2	T <sub>RC</sub> , T <sub>FC</sub>	Clock Input Rise And Fall Times		25		15	ns	1
3	T <sub>WC</sub>	Input Clock Width	37		26		ns	1
4	T <sub>WTINL</sub>	Timer Input Low Width	100		70		ns	2
5	T <sub>WTINH</sub>	Timer Input High Width	3T <sub>PC</sub>		3T <sub>PC</sub>		ns	2
6	T <sub>PTIN</sub>	Timer Input Period	8T <sub>PC</sub>		8T <sub>PC</sub>		ns	2
7	T <sub>RTIN</sub> , T <sub>FTIN</sub>	Timer Input Rise And Fall Times		100		100	ns	2
8a	T <sub>WIL</sub>	Interrupt Request Input Low Time	100		70		ns	2, 3
8b	T <sub>WIL</sub>	Interrupt Request Input Low Time	3T <sub>PC</sub>		3T <sub>PC</sub>		ns	2, 4
9	T <sub>WIH</sub>	Interrupt Request Input High Time	3T <sub>PC</sub>		3T <sub>PC</sub>		ns	2, 3

## Notes :

1. Clock timing references uses 3.8V for a logic "1" and 0.8 for a logic "0".
2. Timing reference uses 2.0V for a logic "1" and 0.8V for a logic "0".
3. Interrupt request via Port 3 (P3<sub>3</sub>-P3<sub>3</sub>).
4. Interrupt request via Port 3 (P3<sub>3</sub>).

Figure 26 : Additional Timing.





## HANDSHAKE TIMING

N°	Symbol	Parameter	Z86xx/8MHz		Z86xx/12MHz		Unit	Notes
			Min.	Max.	Min.	Max.		
1	$T_{SDI(DAV)}$	Data In Setup Time	0		0		ns	
2	$T_{HDI(DAV)}$	Data In Hold Time	230		160		ns	
3	$T_{WDAV}$	Data Available Width	175		120		ns	
4	$T_{DDAVIF(RDY)}$	$\overline{DAV}$ ↓ Input to RDY ↓ Delay		175		120	ns	1, 2
5	$T_{DDAVOF(RDY)}$	$\overline{DAV}$ ↓ Output to RDY ↓ Delay	0		0		ns	1, 3
6	$T_{DDAVIR(RDY)}$	$\overline{DAV}$ ↑ Input to RDY ↑ Delay		175		120	ns	1, 2
7	$T_{DDAVOR(RDY)}$	$\overline{DAV}$ ↑ Output to RDY ↑ Delay	0		0		ns	1, 3
8	$T_{DDO(DAV)}$	Data Out to $\overline{DAV}$ ↓ Delay	50		30		ns	1
9	$T_{DRDY(DAV)}$	Rdy ↓ Input to $\overline{DAV}$ ↑ Delay	0	200	0	140	ns	1

## Notes :

1. Test Load 1.
2. Input handshake.
3. Output handshake..
4. All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

Figure 27 : Input Handshake Timing.




Figure 28 : Output Handshake Timing.




Figure 29 : 28-Lead Plastic Dual In Line Package (B)





Figure 30 : 40-Lead Plastic Dual In Line Package (B)



## ORDERING INFORMATION

Type	Description	Frequency	Range	Package
Z8601xxB1	2K ROM	8MHz	0 to + 70°C	PDIP40
Z8600xxB1	2K ROM	8MHz	0 to + 70°C	PDIP28
Z8601AxxB1	2K ROM	12MHz	0 to + 70°C	PDIP40
Z8600AxxB1	2K ROM	12MHz	0 to + 70°C	PDIP28
Z8611xxB1	4K ROM	8MHz	0 to + 70°C	PDIP40
Z8610xxB1	4K ROM	8MHz	0 to + 70°C	PDIP28
Z8611AxxB1	4K ROM	12MHz	0 to + 70°C	PDIP40
Z8610AxxB1	4K ROM	12MHz	0 to + 70°C	PDIP28
Z8681B1	ROMLESS	8MHz	0 to + 70°C	PDIP40
Z8681AB1	ROMLESS	12MHz	0 to + 70°C	PDIP40

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all informations previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or system without express written approval of SGS-THOMSON Microelectronics.

© 1991 SGS-THOMSON Microelectronics – Printed in Italy – All Rights Reserved

28 SGS-THOMSON Microelectronics GROUP OF COMPANIES  
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -  
Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom

APR 27 1993

036564 ✓ - -