

### LVCMOS/LVTTL FANOUT BUFFER/DIVIDER

ICS870041-03

### GENERAL DESCRIPTION




The ICS87004I-03 is a low skew, ÷1, ÷2 ÷3, ÷4 ÷5, ÷6 ÷8, ÷16 LVCMOS/LVTTL Fanout Buffer/Divider and a member of theHiPerClockS<sup>™</sup> family of High Performance Clock Solutions from IDT. The ICS87004I-03 has selectable clock inputs that

accept single ended input levels. Output enable pin controls whether the output is in the active or high impedance state.

The ICS87004I-03 is characterized at 3.3V, 2.5V and mixed 3.3V/2.5V, 3.3V/1.8V, 2.5V/1.8V input/output supply operating modes.Guaranteed bank, output, and part-to-part skew characteristics make the ICS87004I-03 ideal for those applications demanding well defined performance and repeatability.

# **BLOCK DIAGRAM**



#### **F**EATURES

- Two banks of two LVCMOS/LVTTL outputs, 15Ω typical output impedance
- Selectable LVCMOS/LVTTL clock inputs
- LVCMOS\_CLK supports the following input types: LVCMOS, IVTTI
- Maximum output frequency: 250MHz
- Output skew: 40ps (typical)
- · Bank skew: 20ps (typical)
- Part-to-part skew: TBD
- · Power supply modes:

Core/Output

3.3V/3.3V

3.3V/2.5V


3.3V/1.8V

2.5V/2.5V

2.5V/1.8V

- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

# PIN ASSIGNMENT



## ICS87004I-03 20-Lead TSSOP

6.50mm x 4.40mm x 0.925mm package body

G Package

Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1	$V_{_{\mathrm{DD}}}$	Power		Power supply pin.
2, 3, 4	NA2, NA1, NA0	Input	Pulldown	N divider pins for Bank A outputs. LVCMOS / LVTTL interface levels.
5, 7	CLK0, CLK1	Input	Pulldown	Single-ended clock inputs. LVCMOS / LVTTL interface levels.
6	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1 input. When LOW, selects CLK0 input. LVCMOS / LVTTL interface levels.
8, 9, 10	NB2, NB1, NB0	Input	Pulldown	N divider pins for Bank B outputs. LVCMOS / LVTTL interface levels.
11	OEB	Input	Pullup	Output enable. When LOW, Bank B outputs are in HIGH impedance state. When HIGH, Bank B outputs are active. LVCMOS / LVTTL interface levels.
12, 16	GND	Power		Power supply ground.
13	$V_{\tiny  exttt{DDOB}}$	Power		Output supply pin for Bank B outputs.
14, 15	QB0, QB1	Output		Single-ended Bank B clock outputs. LVCMOS / LVTTL interface levels.
17, 18	QA1, QA0	Output		Single-ended Bank A clock outputs. LVCMOS / LVTTL interface levels.
19	$V_{\scriptscriptstyle DDOA}$	Power		Bank A output supply pin.
20	OEA	Input	Pullup	Output enable. When LOW, Bank A outputs are in HIGH impedance state. When HIGH, Bank A outputs are active. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)			10		pF
R <sub>out</sub>	Output Impedance			15		Ω

TABLE 3. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE

	Inputs			Output Frequency
N2	N1	N0	N Divider Value	(MHz)
0	0	0	÷1 (default)	250
0	0	1	÷2	125
0	1	0	÷3	83.333
0	1	1	÷4	62.5
1	0	0	÷5	50
1	0	1	÷6	41.667
1	1	0	÷8	31.25
1	1	1	÷16	15.625

NOTE: Some combinations of Bank A and Bank B output divider selections are not synchronous.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_i$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDOX} + 0.5V$ 

Package Thermal Impedance,  $\theta_{_{JA}}$   $\,$  91.1°C/W (0 mps)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
$V_{DDOA}, V_{DDOB}$	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current			40		mA
I <sub>DDOA</sub> , I <sub>DDOB</sub>	Output Supply Current			1		mA

Table 4B. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDOA} = V_{DDOB} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
$V_{DDOA}, V_{DDOB}$	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current			40		mA
I <sub>DDOA</sub> , I <sub>DDOB</sub>	Output Supply Current			1		mA

 $\textbf{TABLE 4C. Power Supply DC Characteristics, } V_{\text{DD}} = 3.3 \text{V} \pm 5\%, V_{\text{DDOA}} = V_{\text{DDOB}} = 1.8 \text{V} \pm 0.15 \text{V}, \text{Ta} = -40 ^{\circ} \text{C} \text{ to } 85 ^{\circ} \text{C}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
$V_{DDOA}, V_{DDOB}$	Output Supply Voltage		1.65	1.8	1.95	V
I <sub>DD</sub>	Power Supply Current			40		mA
I <sub>DDOA,</sub> I <sub>DDOB</sub>	Output Supply Current			1		mA

Table 4D. Power Supply DC Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		2.375	2.5	2.625	V
$V_{\rm DDOA}, V_{\rm DDOB}$	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current			39		mA
I <sub>DDOA</sub> , I <sub>DDOB</sub>	Output Supply Current			1		mA

 $\textbf{Table 4E. Power Supply DC Characteristics, } V_{\text{DD}} = 2.5 \text{V} \pm 5\%, V_{\text{DDOA}} = V_{\text{DDOB}} = 1.8 \text{V} \pm 0.15 \text{V}, \text{Ta} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		2.375	2.5	2.625	V
$V_{DDOA}, V_{DDOB}$	Output Supply Voltage		1.65	1.8	1.95	V
I <sub>DD</sub>	Power Supply Current			39		mA
I <sub>DDOA</sub> , I <sub>DDOB</sub>	Output Supply Current			1		mA

Table 4F. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%V_{DDOA} = V_{DDOB} = 3.3V \pm 5\%$ ,  $2.5V \pm 5\%$  or  $1.8V \pm 0.15V$ ,  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	Itago	$V_{DD} = 3.3V$	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	input riigir voi	nage	V <sub>DD</sub> = 2.5V	1.7		V <sub>DD</sub> + 0.3	V
	Input Low Vol	taga	$V_{DD} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	I IIIput Low von	lage	$V_{DD} = 2.5V$	-0.3		0.7	V
	Input	CLK0, CLK1, CLK_SEL, NA2:NA0, NB2:NB0	$V_{DD} = V_{IN} = 3.465V$ or 2.625V			150	μA
l I <sub>IH</sub>	High Current	OEA, OEB	$V_{DD} = V_{IN} = 3.465V$ or 2.625V			5	μΑ
	Input Low Current	CLK0, CLK1, CLK_SEL, NA2:NA0, NB2:NB0	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-5			μА
I I <sub>IL</sub>		OEA, OEB	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-150			μΑ
			$V_{DDOX} = 3.3V \pm 5\%$	2.6			V
V <sub>OH</sub>	Output High V	/oltage; NOTE 1	$V_{DDOX} = 2.5V \pm 5\%$	1.8			V
			$V_{DDOX} = 1.8V \pm 0.15V$	1.5			V
			$V_{DDOX} = 3.3V \pm 5\%$			0.5	V
V <sub>OL</sub>	Output Low V	oltage; NOTE 1	$V_{DDOX} = 2.5V \pm 5\%$			0.5	V
			$V_{DDOX} = 1.8V \pm 0.15V$			0.4	V
I <sub>OZL</sub>	Output Hi-Z C	Current Low		-5			μΑ
I <sub>OZH</sub>	Output Hi-Z C	Current High				5	μΑ

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDOX}/2$ . See Parameter Measurement Information, Output Load Test Circuit.

Table 5A. AC Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
t <sub>PD</sub>	Propagation Delay, NOTE 1			4.3		ns
tsk(o)	Output Skew; NOTE 2, 3			40		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4					ps
tsk(b)	Bank Skew; NOTE 3, 5			20		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 6	20% to 80%		700		ps
odc	Output Duty Cycle			50		%
t <sub>EN</sub>	Output Enable Time; NOTE 6				5	ns
t <sub>DIS</sub>	Output Disable Time; NOTE 6				5	ns

All parameters measured at  $f \leq TBDMHz$  unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDOX</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage and

with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{\text{DDOX}}/2$ .

NOTE: 5 Defined as skew within a bank with equal load conditions.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

Table 5B. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDOA} = V_{DDOB} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
t <sub>PD</sub>	Propagation Delay, NOTE 1			4.6		ns
tsk(o)	Output Skew; NOTE 2, 3			40		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4					ps
tsk(b)	Bank Skew; NOTE 3, 5			20		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 6	20% to 80%		800		ps
odc	Output Duty Cycle			50		%
t <sub>EN</sub>	Output Enable Time; NOTE 6				5	ns
t <sub>DIS</sub>	Output Disable Time; NOTE 6				5	ns

All parameters measured at  $f \leq TBDMHz$  unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDOX</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage and

with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{\text{DDOX}}/2$ .

NOTE: 5 Defined as skew within a bank with equal load conditions.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

Table 5C. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDOA} = V_{DDOB} = 1.8V \pm 0.15V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
t <sub>PD</sub>	Propagation Delay, NOTE 1			5.0		ns
tsk(o)	Output Skew; NOTE 2, 3			40		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4					ps
tsk(b)	Bank Skew; NOTE 3, 5			20		ps
$t_R/t_F$	Output Rise/Fall Time; NOTE 6	20% to 80%		1		ns
odc	Output Duty Cycle			50		%
t <sub>EN</sub>	Output Enable Time; NOTE 6				5	ns
t <sub>DIS</sub>	Output Disable Time; NOTE 6				5	ns

All parameters measured at  $f \leq TBDMHz$  unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDOX</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage and

with equal load conditions. Using the same type of input on each device, the output is measured at V<sub>npov</sub>/2.

NOTE: 5 Defined as skew within a bank with equal load conditions.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

Table 5D. AC Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
t <sub>PD</sub>	Propagation Delay, NOTE 1			4.7		ns
tsk(o)	Output Skew; NOTE 2, 3			40		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4					ps
tsk(b)	Bank Skew; NOTE 3, 5			20		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 6	20% to 80%		900		ps
odc	Output Duty Cycle			50		%
t <sub>EN</sub>	Output Enable Time; NOTE 6				5	ns
t <sub>DIS</sub>	Output Disable Time; NOTE 6				5	ns

All parameters measured at  $f \leq TBDMHz$  unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDOX</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage and

with equal load conditions. Using the same type of input on each device, the output is measured at V<sub>DDOV</sub>/2.

NOTE: 5 Defined as skew within a bank with equal load conditions.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

Table 5E. AC Characteristics,  $V_{DD} = 2.5V \pm 5\%$ ,  $V_{DDOA} = V_{DDOB} = 1.8V \pm 0.15V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
t <sub>PD</sub>	Propagation Delay, NOTE 1			5.0		ns
tsk(o)	Output Skew; NOTE 2, 3			40		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4					ps
tsk(b)	Bank Skew; NOTE 3, 5			20		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 6	20% to 80%		1.1		ns
odc	Output Duty Cycle			50		%
t <sub>EN</sub>	Output Enable Time; NOTE 6				5	ns
t <sub>DIS</sub>	Output Disable Time; NOTE 6				5	ns

All parameters measured at  $f \leq TBDMHz$  unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDOX</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage and


with equal load conditions. Using the same type of input on each device, the output is measured at V\_ppox/2.

NOTE: 5 Defined as skew within a bank with equal load conditions.


NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

# PARAMETER MEASUREMENT INFORMATION







### 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




### 3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT



#### 3.3V Core/1.8V OUTPUT LOAD AC TEST CIRCUIT





#### 2.5V Core/2.5V OUTPUT LOAD AC TEST CIRCUIT



PART-TO-PART SKEW


# PARAMETER MEASUREMENT INFORMATION, CONTINUED






#### **OUTPUT SKEW**


# BANK SKEW (where X denotes outputs in the same bank)





#### PROPAGATION DELAY

### OUTPUT RISE/FALL TIME



#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

# **APPLICATION INFORMATION**

### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **CLK INPUTS**

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

### LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.


#### **O**UTPUTS:

### LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.

# RELIABILITY INFORMATION

Table 6.  $\theta_{_{JA}} vs.$  Air Flow Table for 20 Lead TSSOP



#### TRANSISTOR COUNT

The transistor count for ICS87004I-03 is: 2781

# PACKAGE OUTLINE AND DIMENSIONS

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWIDOL	MIN	MAX	
N	20		
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	6.40	6.60	
Е	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
87004BGI-03	ICS87004BI03	20 Lead TSSOP	tube	-40°C to 85°C
87004BGI-03T	ICS87004BI03	20 Lead TSSOP	2500 tape & reel	-40°C to 85°C
87004BGI-03LF	TBD	20 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
87004BGI-03LFT	TBD	20 Lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

#### For Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

#### For Tech Support

netcom@idt.com +480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)

