

# MCF51JU128

## MCF51JU128 Advance Information

Supports the MCF51JU128VLH,  
MCF51JU128VHX, MCF51JU128VHS,  
MCF51JU64VLF, MCF51JU64VHS,  
MCF51JU32VHS, MCF51JU32VFM

### Features

- Operating characteristics
  - Voltage range: 1.71 V to 3.6 V
  - Flash write voltage range: 1.71 V to 3.6 V
  - Temperature range (ambient): -40°C to 105°C
- Core
  - Up to 50 MHz V1 ColdFire CPU
  - Dhystone 2.1 performance: 1.10 DMIPS per MHz when executing from internal RAM, 0.99 DMIPS per MHz when executing from flash memory
- System
  - DMA controller with four programmable channels
  - Integrated ColdFire DEBUG\_Rev\_B+ interface with single-wire BDM connection
- Power management
  - 10 low power modes to provide power optimization based on application requirements
  - Low-leakage wakeup unit (LLWU)
  - Voltage regulator (VREG)
- Clocks
  - Crystal oscillators (two, each with range options): 1 kHz to 32 kHz (low), 1 MHz to 8 MHz (medium), 8 MHz to 32 MHz (high)
  - Multipurpose clock generator (MCG)
- Memories and memory interfaces
  - Flash memory, FlexNVM, FlexRAM, and RAM
  - Serial programming interface (EzPort)
  - Mini-FlexBus external bus interface
- Security and integrity
  - Hardware CRC module to support fast cyclic redundancy checks
  - 128-bit unique identification (ID) number per chip

- Analog
  - 12-bit SAR ADC
  - 12-bit DAC
  - Analog comparator (CMP) containing a 6-bit DAC and programmable reference input
  - Voltage reference (VREF)
- Timers
  - Programmable delay block (PDB)
  - Motor control/general purpose/PWM timers (FTM)
  - 16-bit low-power timers (LPTMRs)
  - 16-bit modulo timer (MTIM)
  - Carrier modulator transmitter (CMT)
- Communication interfaces
  - UARTs with Smart Card support and FIFO
  - SPI modules, one with FIFO
  - Inter-Integrated Circuit (I2C) modules
  - USB full/low speed On-the-Go controller with on-chip transceiver
  - Integrated Interchip Sound (I2S) / Serial Audio Interface (SAI) to support full-duplex serial interfaces with frame sync such as AC97 and CODEC
- Human-machine interface
  - Up to 48 EGPI0 pins
  - Up to 16 rapid general purpose I/O (RGPI0) pins
  - Low-power hardware touch sensor interface (TSI)
  - Interrupt request pin (IRQ)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

© 2011 Freescale Semiconductor, Inc.

Preliminary



# Table of Contents

1 Ordering parts.....	3	5.4.1 Thermal operating requirements.....	19
1.1 Determining valid orderable parts.....	3	5.4.2 Thermal attributes.....	19
2 Part identification.....	3	6 Peripheral operating requirements and behaviors.....	20
2.1 Description.....	3	6.1 Core modules.....	20
2.2 Format.....	3	6.1.1 Debug specifications.....	20
2.3 Fields.....	3	6.2 System modules.....	20
2.4 Example.....	4	6.3 Clock modules.....	21
3 Terminology and guidelines.....	4	6.3.1 MCG specifications.....	21
3.1 Definition: Operating requirement.....	4	6.3.2 Oscillator electrical specifications.....	23
3.2 Definition: Operating behavior.....	5	6.4 Memories and memory interfaces.....	26
3.3 Definition: Attribute.....	5	6.4.1 Flash (FTFL) electrical specifications.....	26
3.4 Definition: Rating.....	5	6.4.2 EzPort Switching Specifications.....	30
3.5 Result of exceeding a rating.....	6	6.4.3 Mini-Flexbus Switching Specifications.....	31
3.6 Relationship between ratings and operating requirements.....	6	6.5 Security and integrity modules.....	33
3.7 Guidelines for ratings and operating requirements.....	6	6.6 Analog.....	34
3.8 Definition: Typical value.....	7	6.6.1 ADC electrical specifications.....	34
4 Ratings.....	8	6.6.2 CMP and 6-bit DAC electrical specifications.....	37
4.1 Thermal handling ratings.....	8	6.6.3 12-bit DAC electrical characteristics.....	39
4.2 Moisture handling ratings.....	8	6.6.4 Voltage reference electrical specifications.....	42
4.3 ESD handling ratings.....	9	6.7 Timers.....	43
4.4 Voltage and current operating ratings.....	9	6.8 Communication interfaces.....	44
5 General.....	9	6.8.1 USB electrical specifications.....	44
5.1 Typical Value Conditions.....	9	6.8.2 USB DCD electrical specifications.....	44
5.2 Nonswitching electrical specifications.....	10	6.8.3 USB VREG electrical specifications.....	44
5.2.1 Voltage and Current Operating Requirements.....	10	6.8.4 SPI switching specifications.....	45
5.2.2 LVD and POR operating requirements.....	11	6.8.5 I2S/SAI Switching Specifications.....	49
5.2.3 Voltage and current operating behaviors.....	12	6.9 Human-machine interfaces (HMI).....	51
5.2.4 Power mode transition operating behaviors.....	12	6.9.1 TSI electrical specifications.....	51
5.2.5 Power consumption operating behaviors.....	13	7 Dimensions.....	52
5.2.6 EMC radiated emissions operating behaviors.....	16	7.1 Obtaining package dimensions.....	52
5.2.7 Designing with radiated emissions in mind.....	16	8 Pinout.....	53
5.2.8 Capacitance attributes.....	16	8.1 Signal Multiplexing and Pin Assignments.....	53
5.3 Switching electrical specifications.....	17	8.2 Pinout diagrams.....	55
5.3.1 General Switching Specifications.....	17	8.3 Module-by-module signals.....	59
5.4 Thermal specifications.....	19	9 Revision History.....	70

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device:

1. Go to <http://www.freescale.com>.
2. Perform a part number search for the following partial device numbers: PCF51JU and MCF51JU.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q CCCC DD MMM T PP

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none"> <li>• M = Fully qualified, general market flow</li> <li>• P = Prequalification</li> </ul>
CCCC	Core code	CF51 = ColdFire V1
DD	Device number	JF, JU, QF, QH, QM, QU

*Table continues on the next page...*

## Terminology and guidelines

Field	Description	Values
MMM	Memory size (program flash memory) <sup>1</sup>	<ul style="list-style-type: none"><li>• 32 = 32 KB</li><li>• 64 = 64 KB</li><li>• 128 = 128 KB</li></ul>
T	Temperature range, ambient (°C)	V = -40 to 105
PP	Package identifier	<ul style="list-style-type: none"><li>• FM = 32 QFN (5 mm x 5 mm)</li><li>• HS = 44 Laminate QFN (5 mm x 5 mm)</li><li>• LF = 48 LQFP (7 mm x 7 mm)</li><li>• HX = 64 Laminate QFN (9 mm x 9 mm)</li><li>• LH = 64 LQFP (10 mm x 10 mm)</li></ul>

1. All parts also have FlexNVM, FlexRAM, and RAM.

## 2.4 Example

This is an example part number:

MCF51JU128VLH

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

## 3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	µA

## 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### 3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

## 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 3.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

## 3.5 Result of exceeding a rating



## 3.6 Relationship between ratings and operating requirements



## 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.

- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

### 3.8.1 Example 1


This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Typ.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	µA

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:

## Ratings



## 4 Ratings

### 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$T_{STG}$	Storage temperature	-55	150	$^\circ C$	<a href="#">1</a>
$T_{SDR}$	Solder temperature, lead-free	—	260	$^\circ C$	<a href="#">2</a>
	Solder temperature, leaded	—	245		

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	<a href="#">1</a>

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	<a href="#">1</a>
$V_{CDM}$	Electrostatic discharge voltage, charged-device model	-500	+500	V	<a href="#">2</a>
$I_{LAT}$	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

## 4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
$I_{DD}$	Digital supply current	—	120	mA
$V_{DIO}$	Digital input voltage (except $\overline{\text{RESET}}$ , EXTAL, and XTAL)	-0.3	$V_{DD} + 0.3$	V
$V_{AIO}$	Analog, $\overline{\text{RESET}}$ , EXTAL, and XTAL input voltage	-0.3	$V_{DD} + 0.3$	V
$I_D$	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V
$I_{DDA}$	Analog supply current	—	TBD	mA
$V_{USB\_DP}$	USB_DP input voltage	-0.3	3.63	V
$V_{USB\_DM}$	USB_DM input voltage	-0.3	3.63	V
$V_{REGIN}$	USB Regulator input	-0.3	6.0	V

## 5 General

### 5.1 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

## Nonswitching electrical specifications

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

## 5.2 Nonswitching electrical specifications

### 5.2.1 Voltage and Current Operating Requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
V <sub>DDA</sub>	Analog supply voltage	1.71	3.6	V	
V <sub>DD</sub> – V <sub>DDA</sub>	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	–0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	–0.1	0.1	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.7 × V <sub>DD</sub>	—	V	1
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	0.75 × V <sub>DD</sub>	—	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	—	0.35 × V <sub>DD</sub>	V	2
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	—	0.3 × V <sub>DD</sub>	V	
I <sub>IC</sub>	DC injection current — single pin				
	• V <sub>IN</sub> > V <sub>DD</sub>	0	2	mA	
	• V <sub>IN</sub> < V <sub>SS</sub>	0	–0.2	mA	
	DC injection current — total MCU limit, includes sum of all stressed pins				
	• V <sub>IN</sub> > V <sub>DD</sub>	0	25	mA	3
	• V <sub>IN</sub> < V <sub>SS</sub>	0	–5	mA	
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	—	V	

1. The device always interprets an input as a 1 when the input is greater than or equal to V<sub>IH</sub> (min.) and less than or equal to V<sub>IH</sub> (max.), regardless of whether input hysteresis is turned on.
2. The device always interprets an input as a 0 when the input is less than or equal to V<sub>IL</sub> (max.) and greater than or equal to V<sub>IL</sub> (min.), regardless of whether input hysteresis is turned on.
3. All functional non-supply pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>IN</sub> > V<sub>DD</sub>) is greater than IDD, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not

consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

## 5.2.2 LVD and POR operating requirements

**Table 2. LVD and POR operating requirements**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{POR}$	Falling VDD POR detect voltage	TBD	1.1	TBD	V	
$V_{LVDH}$	Falling low-voltage detect threshold — high range (LVDV=01)	TBD	2.56	TBD	V	
$V_{LVW1H}$	Low-voltage warning thresholds — high range <ul style="list-style-type: none"><li>• Level 1 falling (LVWV=00)</li><li>• Level 2 falling (LVWV=01)</li><li>• Level 3 falling (LVWV=10)</li><li>• Level 4 falling (LVWV=11)</li></ul>	TBD	2.70	TBD	V	1
$V_{LVW2H}$		TBD	2.80	TBD	V	
$V_{LVW3H}$		TBD	2.90	TBD	V	
$V_{LVW4H}$		TBD	3.00	TBD	V	
$V_{HYSH}$	Low-voltage inhibit reset/recover hysteresis — high range		60	TBD	mV	
$V_{LVDL}$	Falling low-voltage detect threshold — low range (LVDV=00)	TBD	1.60	TBD	V	
$V_{LVW1L}$	Low-voltage warning thresholds — low range <ul style="list-style-type: none"><li>• Level 1 falling (LVWV=00)</li><li>• Level 2 falling (LVWV=01)</li><li>• Level 3 falling (LVWV=10)</li><li>• Level 4 falling (LVWV=11)</li></ul>	TBD	1.80	TBD	V	1
$V_{LVW2L}$		TBD	1.90	TBD	V	
$V_{LVW3L}$		TBD	2.00	TBD	V	
$V_{LVW4L}$		TBD	2.10	TBD	V	
$V_{HYSL}$	Low-voltage inhibit reset/recover hysteresis — low range		40	TBD	mV	
$V_{BG}$	Bandgap voltage reference	TBD	1.00	TBD	V	
$t_{LPO}$	Internal low power oscillator period factory trimmed	TBD	1000	TBD	$\mu$ s	

1. Rising thresholds are falling threshold + hysteresis voltage

### 5.2.3 Voltage and current operating behaviors

Table 3. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
$V_{OH}$	Output high voltage — high drive strength • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OH} = -10 \text{ mA}$ • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OH} = -3 \text{ mA}$	$V_{DD} - 0.5$	—	V	
		$V_{DD} - 0.5$	—	V	
$V_{OL}$	Output low voltage — low drive strength • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OL} = -2 \text{ mA}$ • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OL} = -0.6 \text{ mA}$	$V_{DD} - 0.5$	—	V	
		$V_{DD} - 0.5$	—	V	
$I_{OHT}$	Output high current total for all ports	—	100	mA	
$I_{OLT}$	Output low voltage — high drive strength • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OL} = 10 \text{ mA}$ • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OL} = 3 \text{ mA}$	—	0.5	V	
		—	0.5	V	
$I_{OLT}$	Output low voltage — low drive strength • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OL} = 2 \text{ mA}$ • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OL} = 0.6 \text{ mA}$	—	0.5	V	
		—	0.5	V	
$I_{IN}$	Input leakage current (per pin) • @ full temperature range • @ $25^\circ\text{C}$	—	TBD	$\mu\text{A}$	
$I_{IN}$		—	TBD	$\mu\text{A}$	
$I_{OZ}$	Hi-Z (off-state) leakage current (per pin)	—	TBD	$\mu\text{A}$	
$R_{PU}$	Internal pullup resistors	20	50	$\text{k}\Omega$	1
$R_{PD}$	Internal pulldown resistors	20	50	$\text{k}\Omega$	2

1. Measured at  $V_{input} = V_{SS}$

2. Measured at  $V_{input} = V_{DD}$

### 5.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx-RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 50 MHz
- Bus clock (and flash and Mini-FlexBus clocks) = 25 MHz

**Table 4. Power mode transition operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
$t_{POR}$	After a POR event, amount of time from the point $V_{DD}$ reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	—	300	μs	1
	RUN → VLLS1 → RUN • RUN → VLLS1 • VLLS1 → RUN	— —	4.4 TBD	μs μs	1
	RUN → VLLS2 → RUN • RUN → VLLS2 • VLLS2 → RUN	— —	4.6 TBD	μs μs	1
	RUN → VLLS3 → RUN • RUN → VLLS3 • VLLS3 → RUN	— —	4.4 TBD	μs μs	1
	RUN → LLS → RUN • RUN → LLS • LLS → RUN	— —	4.4 6.5	μs μs	
	RUN → VLPS → RUN • RUN → VLPS • VLPS → RUN	— —	4.4 4.6	μs μs	
	RUN → STOP → RUN • RUN → STOP • STOP → RUN	— —	4.4 4.6	μs μs	

1. Normal boot (FTFL\_FOPT[LPBOOT] is 1)

## 5.2.5 Power consumption operating behaviors

**Table 5. Power consumption operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$I_{DDA}$	Analog supply current	—	—	TBD	mA	1
$I_{DD\_RUN}$	Run mode current — all peripheral clocks disabled, code executing from RAM • @ 1.8 V • @ 3.0 V	— —	13.5 14	TBD TBD	mA mA	2

Table continues on the next page...

Nonswitching electrical specifications

**Table 5. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash memory with page buffering disabled <ul style="list-style-type: none"><li>• @ 1.8 V</li><li>• @ 3.0 V</li></ul>	—	16.6	TBD	mA	2
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from RAM, exercising flash memory <ul style="list-style-type: none"><li>• @ 1.8 V</li><li>• @ 3.0 V</li></ul>	—	20	TBD	mA	3
I <sub>DD_RUN_MAX</sub>	Run mode current — all peripheral clocks enabled and peripherals active, code executing from flash memory <ul style="list-style-type: none"><li>• @ 1.8 V</li><li>• @ 3.0 V</li></ul>	—	TBD	TBD	mA	4
I <sub>DD_WAIT</sub>	Wait mode current at 3.0 V — all peripheral clocks disabled	—	6.6	TBD	mA	5
I <sub>DD_WAIT</sub>	Wait mode current at 3.0 V — all peripheral clocks disabled	—	TBD	TBD	mA	6
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V	—	0.34	TBD	mA	
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	—	0.63	TBD	mA	7
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	—	0.78	TBD	mA	8
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V	—	0.15	TBD	mA	9
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V	—	12	TBD	μA	10
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0 V <ul style="list-style-type: none"><li>• @ -40 to 25 °C</li><li>• @ 70 °C</li><li>• @ 105 °C</li></ul>	—	3.0	TBD	μA	10,11,12
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V <ul style="list-style-type: none"><li>• @ -40 to 25 °C</li><li>• @ 70 °C</li><li>• @ 105 °C</li></ul>	—	2.0	TBD	μA	10,11,12
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V <ul style="list-style-type: none"><li>• @ -40 to 25 °C</li><li>• @ 70 °C</li><li>• @ 105 °C</li></ul>	—	1.5	TBD	μA	10,11

Table continues on the next page...

**Table 5. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25 °C</li> <li>• @ 70 °C</li> <li>• @ 105 °C</li> </ul>	—	1.3	TBD	µA	10,11
I <sub>DD_OSC</sub>	Average current for OSC enabled with 32 kHz crystal at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25 °C</li> <li>• @ 70 °C</li> <li>• @ 105 °C</li> </ul>	—	0.7	—	µA	

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 50 MHz core and system clocks, and 25 MHz bus clock. MCG configured for FEI mode. All peripheral clocks disabled.
3. 50 MHz core and system clocks, and 25 MHz bus clock. MCG configured for FEI mode. All peripheral clocks enabled, but peripherals are not in active operation.
4. 50 MHz core and system clocks, and 25 MHz bus clock. MCG configured for FEI mode. All peripheral clocks enabled, and peripherals are in active operation.
5. 25 MHz core and system clocks, and 12.5 MHz bus clock. MCG configured for FEI mode.
6. 50 MHz core and system clocks, and 25 MHz bus clock. MCG configured for FEI mode.
7. 2 MHz core and system clocks, and 1 MHz bus clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash memory.
8. 2 MHz core and system clocks, and 1 MHz bus clock. MCG configured for fast IRCLK mode. All peripheral clocks enabled, but peripherals are not in active operation. Code executing from flash memory.
9. 2 MHz core and system clocks, and 1 MHz bus clock. MCG configured for fast IRCLK mode. All peripheral clocks disabled.
10. OSC clocks disabled.
11. All pads disabled.
12. Data reflects devices with 32 KB of RAM. For devices with 16 KB of RAM, power consumption is reduced by 500 nA. For devices with 8 KB of RAM, power consumption is reduced by 750 nA.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FEI mode (39.0625 kHz IRC), except for 1 MHz core (FBE)
- All peripheral clocks disabled except FTFL
- LVD disabled, USB voltage regulator disabled
- No GPIOs toggled
- Code execution from flash memory

DIAGRAM TBD

### Figure 1. Run mode supply current vs. core frequency — all peripheral clocks disabled

The following data was measured under these conditions:

- MCG in FEI mode (39.0625 kHz IRC), except for 1 MHz core (FBE)
- All peripheral clocks enabled, but peripherals are not in active operation

## Nonswitching electrical specifications

- LVD disabled, USB voltage regulator disabled
- No GPIOs toggled
- Code execution from flash memory

DIAGRAM TBD

**Figure 2. Run mode supply current vs. core frequency — all peripheral clocks enabled**

## 5.2.6 EMC radiated emissions operating behaviors

**Table 6. EMC radiated emissions operating behaviors**

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
$V_{RE1}$	Radiated emissions voltage, band 1	0.15–50	TBD	dB $\mu$ V	1, 2
$V_{RE2}$	Radiated emissions voltage, band 2	50–150	TBD		
$V_{RE3}$	Radiated emissions voltage, band 3	150–500	TBD		
$V_{RE4}$	Radiated emissions voltage, band 4	500–1000	TBD		
$V_{RE\_IEC\_SAE}$	IEC and SAE level	0.15–1000	TBD	—	2, 3

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions*, IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*, and SAE Standard J1752-3, *Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method*.
2.  $V_{DD} = 3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $f_{OSC} = 16\text{ MHz}$  (crystal),  $f_{BUS} = 25\text{ MHz}$
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*, and Appendix D of SAE Standard J1752-3, *Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method*.

## 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to <http://www.freescale.com>.
2. Perform a keyword search for “EMC design.”

## 5.2.8 Capacitance attributes

**Table 7. Capacitance attributes**

Symbol	Description	Min.	Max.	Unit
$C_{IN\_A}$	Input capacitance: analog pins	—	7	pF
$C_{IN\_D}$	Input capacitance: digital pins	—	7	pF

## 5.3 Switching electrical specifications

**Table 8. Device clock specifications**

Symbol	Description	Min.	Max.	Unit	Notes
Normal run mode					
$f_{SYS}$	System and core clock	—	50	MHz	
$f_{SYS\_USB}$	System and core clock when USB in operation	20	—	MHz	
$f_{BUS}$	Bus clock	—	25	MHz	
FB_CLK	Mini-FlexBus clock	—	25	MHz	
$f_{LPTMR}$	LPTMR clock	—	25	MHz	
VLPR mode					
$f_{SYS}$	System and core clock	—	2	MHz	
$f_{BUS}$	Bus clock	—	1	MHz	
FB_CLK	Mini-FlexBus clock	—	1	MHz	
$f_{LPTMR}$	LPTMR clock	—	25	MHz	

### 5.3.1 General Switching Specifications

These general purpose specifications apply to all signals configured for EGPI0, MTIM, CMT, PDB, IRQ, and I<sup>2</sup>C signals. The conditions are 50 pF load, V<sub>DD</sub> = 1.71 V to 3.6 V, and full temperature range. The GPIO are set for high drive, no slew rate control, and no input filter, digital or analog, unless otherwise specified.

**Table 9. EGPI0 General Control Timing**

Symbol	Description	Min.	Max.	Unit
G1	Bus clock from CLK_OUT pin high to GPIO output valid	—	32	ns
G2	Bus clock from CLK_OUT pin high to GPIO output invalid (output hold)	1	—	ns
G3	GPIO input valid to bus clock high	28	—	ns
G4	Bus clock from CLK_OUT pin high to GPIO input invalid	—	4	ns
	GPIO pin interrupt pulse width (digital glitch filter disabled) Synchronous path <sup>1</sup>	1.5	—	Bus clock cycles
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) Asynchronous path <sup>2</sup>	100	—	ns


*Table continues on the next page...*

**Table 9. EGPIO General Control Timing (continued)**

Symbol	Description	Min.	Max.	Unit
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) Asynchronous path <sup>2</sup>	50	—	ns
	External reset pulse width (digital glitch filter disabled)	100	—	ns
	Mode select (MS) hold time after reset deassertion	2	—	Bus clock cycles

1. The greater synchronous and asynchronous timing must be met.

2. This is the shortest pulse that is guaranteed to be recognized.

**Figure 3. EGPIO timing diagram**

The following general purpose specifications apply to all signals configured for RGPI0, FTM, and UART. The conditions are 25 pF load, V<sub>DD</sub> = 3.6 V to 1.71 V, and full temperature range. The GPIO are set for high drive, no slew rate control, and no input filter, digital or analog, unless otherwise specified.

**Table 10. RGPI0 General Control Timing**

Symbol	Description	Min.	Max.	Unit
R1	CPUCLK from CLK_OUT pin high to GPIO output valid	—	16	ns
R2	CPUCLK from CLK_OUT pin high to GPIO output invalid (output hold)	1	—	ns
R3	GPIO input valid to bus clock high	17	—	ns
R4	CPUCLK from CLK_OUT pin high to GPIO input invalid	—	2	ns




Figure 4. RGPIO timing diagram

## 5.4 Thermal specifications

### 5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
$T_J$	Die junction temperature	-40	125	°C
$T_A$	Ambient temperature	-40	105	°C

### 5.4.2 Thermal attributes

Board type	Symbol	Description	64 LQFP	64 Laminate QFN	48 LQFP	44 Laminate QFN	32 QFN	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	73	108	79	108	98	°C/W	<a href="#">1</a>
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	54	69	55	69	33	°C/W	<a href="#">1</a>
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	61	91	66	91	81	°C/W	<a href="#">1</a>
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	48	63	48	63	28	°C/W	<a href="#">1</a>

Table continues on the next page...

## Peripheral operating requirements and behaviors

Board type	Symbol	Description	64 LQFP	64 Laminate QFN	48 LQFP	44 Laminate QFN	32 QFN	Unit	Notes
—	R <sub>θJB</sub>	Thermal resistance, junction to board	37	44	34	44	13	°C/W	<a href="#">2</a>
—	R <sub>θJC</sub>	Thermal resistance, junction to case	20	31	20	31	2.2	°C/W	<a href="#">3</a>
—	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	5.0	6.0	4.0	6.0	6.0	°C/W	<a href="#">4</a>

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions –Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions –Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions –Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions –Natural Convection (Still Air)*.

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

#### 6.1.1 Debug specifications

Table 12. Background debug mode (BDM) timing

Number	Symbol	Description	Min.	Max.	Unit
1	t <sub>MSSU</sub>	BKGD/MS setup time after issuing background debug force reset to enter user mode or BDM	500	—	ns
2	t <sub>MSH</sub>	BKGD/MS hold time after issuing background debug force reset to enter user mode or BDM <sup>1</sup>	100	—	μs

1. To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.

### 6.2 System modules

There are no specifications necessary for the device's system modules.

## 6.3 Clock modules

### 6.3.1 MCG specifications

Table 13. MCG specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{ints\_ft}$	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25°C	—	32.768	—	kHz	
$f_{ints\_t}$	Internal reference frequency (slow clock) — user trimmed	31.25	—	39.0625	kHz	
$I_{ints}$	Internal reference (slow clock) current	—	TBD	—	μA	
$t_{irefst}$	Internal reference (slow clock) startup time	—	TBD	4	μs	
$\Delta f_{dco\_res\_t}$	Resolution of trimmed DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	—	± 0.1	± 0.3	% $f_{dco}$	1
$\Delta f_{dco\_res\_t}$	Resolution of trimmed DCO output frequency at fixed voltage and temperature — using SCTRIM only	—	± 0.2	± 0.5	% $f_{dco}$	1
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over voltage and temperature	—	+ 0.5 - 1.0	± 3.5	% $f_{dco}$	1
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	—	± 0.5	± TBD	% $f_{dco}$	1
$f_{intf\_ft}$	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	3.4	—	4	MHz	
$f_{intf\_t}$	Internal reference frequency (fast clock) — user trimmed	3	—	5	MHz	
$I_{intf}$	Internal reference (fast clock) current	—	TBD	—	μA	
$t_{irefstf}$	Internal reference startup time (fast clock)	—	TBD	TBD	μs	
$f_{loc\_low}$	Loss of external clock minimum frequency — RANGE = 00	(3/5) × $f_{ints\_t}$	—	—	kHz	
$f_{loc\_high}$	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) × $f_{ints\_t}$	—	—	kHz	
FLL						
$f_{fil\_ref}$	FLL reference frequency range	31.25	—	39.0625	kHz	

Table continues on the next page...

**Table 13. MCG specifications (continued)**

Symbol	Description		Min.	Typ.	Max.	Unit	Notes
$f_{dco}$	DCO output frequency range	Low range (DRS=00) $640 \times f_{\text{fill\_ref}}$	20	20.97	25	MHz	2, 3
		Mid range (DRS=01) $1280 \times f_{\text{fill\_ref}}$	40	41.94	50	MHz	
		Mid-high range (DRS=10) $1920 \times f_{\text{fill\_ref}}$	60	62.91	75	MHz	
		High range (DRS=11) $2560 \times f_{\text{fill\_ref}}$	80	83.89	100	MHz	
$f_{dco\_t\_DMX3\_2}$	DCO output frequency	Low range (DRS=00) $732 \times f_{\text{fill\_ref}}$	—	23.99	—	MHz	4, 5
		Mid range (DRS=01) $1464 \times f_{\text{fill\_ref}}$	—	47.97	—	MHz	
		Mid-high range (DRS=10) $2197 \times f_{\text{fill\_ref}}$	—	71.99	—	MHz	
		High range (DRS=11) $2929 \times f_{\text{fill\_ref}}$	—	95.98	—	MHz	
$J_{\text{cyc\_fill}}$	FLL period jitter	—	TBD	TBD	ps	6	
$J_{\text{acc\_fill}}$	FLL accumulated jitter of DCO output over a 1μs time window	—	TBD	TBD	ps	6	
$t_{\text{fill\_acquire}}$	FLL target frequency acquisition time	—	—	1	ms	7	
<b>PLL</b>							
$f_{\text{vco}}$	VCO operating frequency	48.0	—	100	MHz		
$I_{\text{pll}}$	PLL operating current • PLL @ 96 MHz ( $f_{\text{osc\_hi\_1}} = 8$ MHz, $f_{\text{pll\_ref}} = 2$ MHz, VDIV multiplier = 48)	—	1060	—	μA	8	
$I_{\text{pll}}$	PLL operating current • PLL @ 48 MHz ( $f_{\text{osc\_hi\_1}} = 8$ MHz, $f_{\text{pll\_ref}} = 2$ MHz, VDIV multiplier = 24)	—	600	—	μA	8	
$f_{\text{pll\_ref}}$	PLL reference frequency range	2.0	—	4.0	MHz		
$J_{\text{cyc\_pll}}$	PLL period jitter • $f_{\text{vco}} = 48$ MHz • $f_{\text{vco}} = 100$ MHz	—	120	—	ps	9, 10	
		—	50	—	ps		
$J_{\text{acc\_pll}}$	PLL accumulated jitter over 1μs window • $f_{\text{vco}} = 48$ MHz • $f_{\text{vco}} = 100$ MHz	—	1350	—	ps	9, 10	
		—	600	—	ps		

Table continues on the next page...

**Table 13. MCG specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
D <sub>lock</sub>	Lock entry frequency tolerance	± 1.49	—	± 2.98	%	
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47	—	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector detection time	—	—	0.15 + 1075(1/f <sub>pll_ref</sub> )	ms	11

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dcos_t}$ ) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
6. This specification was obtained at TBD frequency.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
10. PLL period jitter is measured in RMS.
11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

#### 6.3.2.1 Oscillator DC electrical specifications

**Table 14. Oscillator DC electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	—	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	—	500	—	nA	
	• 1 MHz	—	100	—	µA	
	• 4 MHz	—	200	—	µA	
	• 8 MHz (only RANGE=01)	—	300	—	µA	
	• 16 MHz	—	950	—	µA	
	• 24 MHz	—	1.2	—	mA	
	• 32 MHz	—	1.5	—	mA	

Table continues on the next page...

**Table 14. Oscillator DC electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1) <ul style="list-style-type: none"> <li>• 32 kHz</li> <li>• 1 MHz</li> <li>• 4 MHz</li> <li>• 8 MHz (only RANGE=01)</li> <li>• 16 MHz</li> <li>• 24 MHz</li> <li>• 32 MHz</li> </ul>	—	25	—	μA	1
C <sub>x</sub>	EXTAL load capacitance	—	—	—		2, 3
C <sub>y</sub>	XTAL load capacitance	—	—	—		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	—	—	—	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	—	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	—	—	—	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1	—	MΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	—	—	—	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200	—	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	—	—	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1) <ul style="list-style-type: none"> <li>• 1 MHz resonator</li> <li>• 2 MHz resonator</li> <li>• 4 MHz resonator</li> <li>• 8 MHz resonator</li> <li>• 16 MHz resonator</li> <li>• 20 MHz resonator</li> <li>• 32 MHz resonator</li> </ul>	—	6.6	—	kΩ	
		—	3.3	—	kΩ	
		—	0	—	kΩ	
		—	0	—	kΩ	
		—	0	—	kΩ	
		—	0	—	kΩ	

Table continues on the next page...

**Table 14. Oscillator DC electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{pp}^5$	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	—	$V_{DD}$	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	—	$V_{DD}$	—	V	

1.  $V_{DD}=3.3$  V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3.  $C_x, C_y$  can be provided by using either the integrated capacitors or by using external components.
4. When low power mode is selected,  $R_F$  is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.2.2 Oscillator frequency specifications

**Table 15. Oscillator frequency specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{osc\_lo}$	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	—	40	kHz	
$f_{osc\_hi\_1}$	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	1	—	8	MHz	
$f_{osc\_hi\_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	—	32	MHz	
$f_{ec\_extal}$	Input clock frequency (external clock mode)	—	—	50	MHz	1
$t_{dc\_extal}$	Input clock duty cycle (external clock mode)	40	50	60	%	
$t_{cst}$	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	—	750	—	ms	2, 3
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	250	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	—	0.6	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	—	1	—	ms	

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL
2. Proper PC board layout procedures must be followed to achieve specifications.

## Memories and memory interfaces

3. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

## 6.4 Memories and memory interfaces

### 6.4.1 Flash (FTFL) electrical specifications

This section describes the electrical characteristics of the FTFL module.

#### 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 16. NVM program/erase timing specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{hvpgm4}$	Longword Program high-voltage time	—	20	TBD	μs	
$t_{hversscr}$	Sector Erase high-voltage time	—	20	100	ms	1
$t_{hversblk32k}$	Erase Block high-voltage time for 32 KB	—	20	100	ms	1
$t_{hversblk128k}$	Erase Block high-voltage time for 128 KB	—	80	400	ms	1

1. Maximum time based on expectations at cycling end-of-life.

#### 6.4.1.2 Flash timing specifications — commands

**Table 17. Flash command timing specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{rd1blk32k}$	Read 1s Block execution time <ul style="list-style-type: none"><li>• 32 KB data flash</li><li>• 128 KB data flash</li></ul>	—	—	0.4	ms	
$t_{rd1blk128k}$	—	—	—	1.4	ms	
$t_{rd1sec1k}$	Read 1s Section execution time (flash sector)	—	—	40	μs	1
$t_{pgmchk}$	Program Check execution time	—	—	35	μs	1
$t_{rdrsrc}$	Read Resource execution time	—	—	35	μs	1
$t_{pgm4}$	Program Longword execution time	—	50	TBD	μs	
$t_{ersblk32k}$	Erase Flash Block execution time <ul style="list-style-type: none"><li>• 32 KB data flash</li><li>• 128 KB data flash</li></ul>	—	20	100	ms	2
$t_{ersblk128k}$	—	—	80	400	ms	
$t_{ersscr}$	Erase Flash Sector execution time	—	20	100	ms	2

*Table continues on the next page...*

**Table 17. Flash command timing specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{pgmsec512}$	Program Section execution time • 512 B flash • 1 KB flash	—	TBD	TBD	ms	
$t_{pgmsec1k}$		—	TBD	TBD	ms	
$t_{rd1all}$	Read 1s All Blocks execution time	—	—	1.8	ms	
$t_{rdonce}$	Read Once execution time	—	—	35	$\mu s$	1
$t_{pgmonce}$	Program Once execution time	—	50	TBD	$\mu s$	
$t_{ersall}$	Erase All Blocks execution time	—	100	500	ms	2
$t_{vfykey}$	Verify Backdoor Access Key execution time	—	—	35	$\mu s$	1
$t_{pgmpart32k}$	Program Partition for EEPROM execution time • 32 KB FlexNVM	—	25	TBD	ms	
$t_{setram8k}$	Set FlexRAM Function execution time: • 8 KB EEPROM backup	—	TBD	TBD	ms	
$t_{setram32k}$	• 32 KB EEPROM backup	—	TBD	TBD	ms	
Byte-write to FlexRAM for EEPROM operation						
$t_{eewr8bers}$	Byte-write to erased FlexRAM location execution time	—	100	TBD	$\mu s$	3
$t_{eewr8b8k}$	Byte-write to FlexRAM execution time: • 8 KB EEPROM backup	—	TBD	TBD	ms	
$t_{eewr8b16k}$	• 16 KB EEPROM backup	—	TBD	TBD	ms	
$t_{eewr8b32k}$	• 32 KB EEPROM backup	—	TBD	1.5	ms	
Word-write to FlexRAM for EEPROM operation						
$t_{eewr16bers}$	Word-write to erased FlexRAM location execution time	—	100	TBD	$\mu s$	
$t_{eewr16b8k}$	Word-write to FlexRAM execution time: • 8 KB EEPROM backup	—	TBD	TBD	ms	
$t_{eewr16b16k}$	• 16 KB EEPROM backup	—	TBD	TBD	ms	
$t_{eewr16b32k}$	• 32 KB EEPROM backup	—	TBD	1.5	ms	
Longword-write to FlexRAM for EEPROM operation						
$t_{eewr32bers}$	Longword-write to erased FlexRAM location execution time	—	200	TBD	$\mu s$	
$t_{eewr32b8k}$	Longword-write to FlexRAM execution time: • 8 KB EEPROM backup	—	TBD	TBD	ms	
$t_{eewr32b16k}$	• 16 KB EEPROM backup	—	TBD	TBD	ms	
$t_{eewr32b32k}$	• 32 KB EEPROM backup	—	TBD	2.7	ms	

1. Assumes 25MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

## Memories and memory interfaces

- For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

### 6.4.1.3 Flash (FTFL) current and power specifications

**Table 18. Flash (FTFL) current and power specifications**

Symbol	Description	Typ.	Unit
I <sub>DD_PGM</sub>	Worst case programming current in program flash	10	mA

### 6.4.1.4 Reliability specifications

**Table 19. NVM reliability specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
Program Flash						
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	TBD	—	years	<a href="#">2</a>
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	10	TBD	—	years	<a href="#">2</a>
t <sub>nvmretp100</sub>	Data retention after up to 100 cycles	15	TBD	—	years	<a href="#">2</a>
n <sub>nvmcycp</sub>	Cycling endurance	10 K	TBD	—	cycles	<a href="#">3</a>
Data Flash						
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	TBD	—	years	<a href="#">2</a>
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	10	TBD	—	years	<a href="#">2</a>
t <sub>nvmretd100</sub>	Data retention after up to 100 cycles	15	TBD	—	years	<a href="#">2</a>
n <sub>nvmcycd</sub>	Cycling endurance	10 K	TBD	—	cycles	<a href="#">3</a>
FlexRAM as EEPROM						
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance	5	TBD	—	years	<a href="#">2</a>
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	10	TBD	—	years	<a href="#">2</a>
t <sub>nvmretee1</sub>	Data retention up to 1% of write endurance	15	TBD	—	years	<a href="#">2</a>
n <sub>nvmwree16</sub> n <sub>nvmwree128</sub> n <sub>nvmwree512</sub> n <sub>nvmwree4k</sub> n <sub>nvmwree8k</sub>	Write endurance <ul style="list-style-type: none"><li>EEPROM backup to FlexRAM ratio = 16</li><li>EEPROM backup to FlexRAM ratio = 128</li><li>EEPROM backup to FlexRAM ratio = 512</li><li>EEPROM backup to FlexRAM ratio = 4096</li><li>EEPROM backup to FlexRAM ratio = 8192</li></ul>	35 K 315 K 1.27 M 10 M 20 M	TBD TBD TBD TBD TBD	— — — — —	writes writes writes writes writes	<a href="#">4</a>

- Typical data retention values are based on intrinsic capability of the technology measured at high temperature derated to 25°C. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618.
- Data retention is based on T<sub>javg</sub> = 55°C (temperature profile over the lifetime of the application).
- Cycling endurance represents number of program/erase cycles at -40°C ≤ T<sub>j</sub> ≤ 125°C.
- Write endurance represents the number of writes to each FlexRAM location at -40°C ≤ T<sub>j</sub> ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup. Minimum value assumes all byte-writes to FlexRAM.

#### 6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.


The bytes not assigned to data flash via the FlexNVM partition code are used by the FTFL to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

$$\text{Writes\_FlexRAM} = \frac{\text{EEPROM} - 2 \times \text{EEESIZE}}{\text{EEESIZE}} \times \text{Write\_efficiency} \times n_{\text{nvmcycd}}$$

where

- Writes\_FlexRAM — minimum number of writes to each FlexRAM location
- EEPROM — allocated FlexNVM based on DEPART; entered with Program Partition command
- EEESIZE — allocated FlexRAM based on DEPART; entered with Program Partition command
- Write\_efficiency —
  - 0.25 for 8-bit writes to FlexRAM
  - 0.50 for 16-bit or 32-bit writes to FlexRAM
- nvmcycd — data flash cycling endurance

**Figure 5. EEPROM backup writes to FlexRAM**

#### 6.4.2 EzPort Switching Specifications


**Table 20. EzPort switching specifications**

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	—	$f_{SYS}/2$	MHz
EP1a	EZP_CK frequency of operation (READ command)	—	$f_{SYS}/8$	MHz
EP2	EZP_CS negation to next EZP_CS assertion	$2 \times t_{EZP\_CK}$	—	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	15	—	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	0.0	—	ns
EP5	EZP_D input valid to EZP_CK high (setup)	15	—	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	0.0	—	ns
EP7	EZP_CK low to EZP_Q output valid (setup)	—	25	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0.0	—	ns

*Table continues on the next page...*

**Table 20. EzPort switching specifications (continued)**

Num	Description	Min.	Max.	Unit
EP9	EZP_CS negation to EZP_Q tri-state	—	12	ns

**Figure 6. EzPort Timing Diagram**

### 6.4.3 Mini-Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Mini-Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

**Table 21. Flexbus switching specifications**


Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	—	25	MHz	
FB1	Clock period	20	—	ns	
FB2	Address, data, and control output valid	TBD	20	ns	<a href="#">1</a>
FB3	Address, data, and control output hold	1	—	ns	<a href="#">1</a>
FB4	Data and $\overline{FB\_TA}$ input setup	20	—	ns	<a href="#">2</a>
FB5	Data and $\overline{FB\_TA}$ input hold	10	—	ns	<a href="#">2</a>

1. Specification is valid for all FB\_AD[31:0], FB\_CSn, FB\_OE, FB\_R/W, and FB\_TS.
2. Specification is valid for all FB\_AD[31:0].

## Note

The following diagrams refer to signal names that may not be included on your particular device. Ignore these extraneous signals.

Also, ignore the AA=0 portions of the diagrams because this setting is not supported in the Mini-FlexBus.



**Figure 7. Mini-FlexBus read timing diagram**




Figure 8. Mini-FlexBus write timing diagram

## 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 6.6 Analog

### 6.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.


#### 6.6.1.1 12-bit ADC operating conditions

Table 22. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	—	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ )	-100	0	+100	mV	<sup>2</sup>
$\Delta V_{SSA}$	Ground voltage	Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )	-100	0	+100	mV	<sup>2</sup>
$V_{REFH}$	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	
$V_{REFL}$	Reference voltage low		$V_{SSA}$	$V_{SSA}$	$V_{SSA}$	V	
$V_{ADIN}$	Input voltage		$V_{REFL}$	—	$V_{REFH}$	V	
$C_{ADIN}$	Input capacitance	• 8/10/12 bit modes	— —	4	5	pF	
$R_{ADIN}$	Input resistance		—	2	5	kΩ	
$R_{AS}$	Analog source resistance	12 bit modes $f_{ADCK} < 4\text{MHz}$	—	—	5	kΩ	<sup>3</sup>
$f_{ADCK}$	ADC conversion clock frequency	$\leq 12$ bit modes	1.0	—	18.0	MHz	<sup>4</sup>
$C_{rate}$	ADC conversion rate	$\leq 12$ bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	—	818.330	Ksps	<sup>5</sup>

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp =  $25^\circ\text{C}$ ,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the best results. The results in this datasheet were derived from a system which has  $<8 \Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to  $<1\text{ns}$ .
4. In order to use the maximum ADC conversion clock frequency ADHSC bit should be set and the ADLPC should be clear.

5. For guidelines and examples of conversion rate calculation please download the ADC calculator tool [http://cache.freescale.com/files/soft\\_dev\\_tools/software/app\\_software/converters/ADC\\_CALCULATOR\\_CNV.zip?fpfsp=1](http://cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpfsp=1)



**Figure 9. ADC input impedance equivalency diagram**

### 6.6.1.2 12-bit ADC electrical characteristics

**Table 23. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
$I_{DDA\_ADC}$	Supply current		0.215	—	1.7	mA	<sup>3</sup>
$f_{ADACK}$	ADC asynchronous clock source	<ul style="list-style-type: none"> <li>ADLPC=1, ADHSC=0</li> <li>ADLPC=1, ADHSC=1</li> <li>ADLPC=0, ADHSC=0</li> <li>ADLPC=0, ADHSC=1</li> </ul>	1.2 3.0 2.4 4.4	2.4 4.0 5.2 6.2	3.9 7.3 6.1 9.5	MHz	$t_{ADACK} = 1/f_{ADACK}$
	Sample Time	See Reference Manual chapter for sample times					
	Conversion Time	The ADC calculator tool can be used to determine ADC conversion times for different ADC configurations: <a href="http://cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpfsp=1">http://cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpfsp=1</a>					

*Table continues on the next page...*

**Table 23. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
TUE	Total unadjusted error	<ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>		$\pm 0.8$ $\pm 0.5$	$\pm TBD$ $\pm 1$	LSB <sup>4</sup>	ADC conversion clock <12MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
DNL	Differential non-linearity	<ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>		$\pm 0.7$ $\pm 0.2$	$\pm TBD$ $\pm 0.5$	LSB <sup>4</sup>	ADC conversion clock <12MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
INL	Integral non-linearity	<ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>		$\pm 0.5$	$\pm TBD$	LSB <sup>4</sup>	Max averaging
E <sub>FS</sub>	Full-scale error	<ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>		$\pm 0.4$		LSB <sup>4</sup>	$V_{ADIN} = V_{DDA}$
E <sub>Q</sub>	Quantization error	• 12 bit modes	—	—	$\pm 0.5$	LSB <sup>4</sup>	
E <sub>IL</sub>	Input leakage error		$I_{in} \times R_{AS}$			mV	$I_{in}$ = leakage current (refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	<ul style="list-style-type: none"> <li>• -40°C to 25°C</li> <li>• 25°C to 105°C</li> </ul>	— —	TBD TBD	— —	mV/°C mV/°C	
V <sub>TEMP25</sub>	Temp sensor voltage	25°C	—	TBD	—	mV	

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit should be set, the HSC bit should be clear with 1MHz ADC conversion clock speed.
4. 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$

Figure TBD


**Figure 10. Typical TUE vs. ADC conversion rate 12-bit single-ended mode**

## 6.6.2 CMP and 6-bit DAC electrical specifications

**Table 24. Comparator and 6-bit DAC electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	—	3.6	V
$I_{DDHS}$	Supply current, High-speed mode (EN=1, PMODE=1)	—	—	200	$\mu A$
$I_{DDLS}$	Supply current, low-speed mode (EN=1, PMODE=0)	—	—	20	$\mu A$
$V_{AIN}$	Analog input voltage	$V_{SS} - 0.3$	—	$V_{DD}$	V
$V_{AIO}$	Analog input offset voltage	—	—	20	mV
$V_H$	Analog comparator hysteresis <sup>1</sup>	—	—	—	—
	• CR0[HYSTCTR] = 00	—	5	—	mV
	• CR0[HYSTCTR] = 01	—	10	—	mV
	• CR0[HYSTCTR] = 10	—	20	—	mV
	• CR0[HYSTCTR] = 11	—	30	—	mV
$V_{CMPOh}$	Output high	$V_{DD} - 0.5$	—	—	V
$V_{CMPOl}$	Output low	—	—	0.5	V
$t_{DHS}$	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
$t_{DLS}$	Propagation delay, low-speed mode (EN=1, PMODE=0)	120	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	—	—	40	$\mu s$
$I_{DAC6b}$	6-bit DAC current adder (enabled)	—	7	—	$\mu A$
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	—	0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}-0.6V$ .
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$

**Analog**

**Figure 11. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)**




Figure 12. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

### 6.6.3 12-bit DAC electrical characteristics

#### 6.6.3.1 12-bit DAC operating requirements

Table 25. 12-bit DAC operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
$V_{DACP}$	Reference voltage	1.13	3.6	V	1
$T_A$	Temperature	-40	105	°C	
$C_L$	Output load capacitance	—	100	pF	2
$I_L$	Output load current	—	1	mA	

1. The DAC reference can be selected to be  $V_{DDA}$  or the voltage output of the VREF module ( $V_{REF\_OUT}$ )
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

### 6.6.3.2 12-bit DAC operating behaviors

Table 26. 12-bit DAC operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DDA_DACLP</sub>	Supply current — low-power mode	—	—	150	μA	
I <sub>DDA_DACH_P</sub>	Supply current — high-speed mode	—	—	700	μA	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	—	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	μs	1
t <sub>CCDACL</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	—	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	—	—	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF	V <sub>DACR</sub> –100	—	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	—	—	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	—	—	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREFO (1.15 V)	—	—	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	±0.4	—	±0.8	%FSR	5
E <sub>G</sub>	Gain error	±0.1	—	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> > = 2.4 V	60		90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	—	3.7	—	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	—	TBD	—	ppm of FSR/C	
A <sub>C</sub>	Offset aging coefficient	—	—	TBD	μV/yr	
R <sub>op</sub>	Output resistance load = 3 kΩ	—	—	250	Ω	
SR	Slew rate -80h→F7Fh→80h • High power (SP <sub>HP</sub> ) • Low power (SP <sub>LP</sub> )	1.2 0.05	1.7 0.12	—	V/μs	
CT	Channel to channel cross talk	—	—	-80	dB	
BW	3dB bandwidth • High power (SP <sub>HP</sub> ) • Low power (SP <sub>LP</sub> )	550 40	— —	— —	kHz	

- Settling within ±1 LSB
- The INL is measured for 0+100mV to V<sub>DACR</sub>–100 mV
- The DNL is measured for 0+100 mV to V<sub>DACR</sub>–100 mV
- The DNL is measured for 0+100mV to V<sub>DACR</sub>–100 mV with V<sub>DDA</sub> > 2.4V
- Calculated by a best fit curve from V<sub>SS</sub>+100 mV to VREF–100 mV

6. VDDA = 3.0V, reference select set for VDDA (DACx\_CO:DACRFS = 1), high power mode(DACx\_C0:LPEN = 0), DAC set to 0x800, Temp range from -40C to 105C





Figure 13. Typical INL error vs. digital code

**Figure 14. Offset at half scale vs. temperature**

#### 6.6.4 Voltage reference electrical specifications

**Table 27. VREF full-range operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	1.71	3.6	V	
T <sub>A</sub>	Temperature	-40	105	°C	
C <sub>L</sub>	Output load capacitance	—	100	nF	

**Table 28. VREF full-range operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25C	TBD	1.2	TBD	V	
V <sub>out</sub>	Voltage reference output with— factory trim	TBD	—	TBD	V	

*Table continues on the next page...*

**Table 28. VREF full-range operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{out}$	Voltage reference output — user trim	1.198	—	1.202	V	
$V_{step}$	Voltage reference trim step	—	0.5	—	mV	
$V_{drift}$	Temperature drift ( $V_{max} - V_{min}$ across the full temperature range)	—	—	40	mV	See Figure 15
Ac	Aging coefficient	—	—	TBD	ppm/year	
$I_{bg}$	Bandgap only (MODE_LV = 00) current	—	—	TBD	$\mu A$	
$I_{tr}$	Tight-regulation buffer (MODE_LV = 10) current	—	—	1.1	mA	
$\Delta V_{LOAD}$	Load regulation (MODE_LV = 10)	—	—	TBD	mV	1
	• current = + 1.0 mA	—	—	TBD		
	• current = - 1.0 mA	—	—	TBD		
$T_{stup}$	Buffer startup time	—	—	100	$\mu s$	
DC	Line regulation (power supply rejection)	—	—	TBD	mV	
		-60	—	TBD	dB	

1. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 29. VREF limited-range operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$T_A$	Temperature	0	50	$^{\circ}C$	

**Table 30. VREF limited-range operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim	TBD	TBD	V	

TBD

**Figure 15. Typical output vs.temperature**

TBD

**Figure 16. Typical output vs. VDD**

## 6.7 Timers

See [General Switching Specifications](#).

## 6.8 Communication interfaces

### 6.8.1 USB electrical specifications

The USB electrics for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit <http://www.usb.org>.

### 6.8.2 USB DCD electrical specifications

**Table 31. USB DCD electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit
V <sub>DP_SRC</sub>	USB_DP source voltage (up to 250 $\mu$ A)	TBD	TBD	TBD	V
V <sub>LGC</sub>	Threshold voltage for logic high	0.8	—	2.0	V
I <sub>DP_SRC</sub>	USB_DP source current	7	10	13	$\mu$ A
I <sub>DM_SINK</sub>	USB_DM sink current	50	100	150	$\mu$ A
R <sub>DM_DWN</sub>	D- pulldown resistance for data pin contact detect	14.25	—	24.8	k $\Omega$
V <sub>DAT_REF</sub>	Data detect voltage	0.25	TBD	0.4	V

### 6.8.3 USB VREG electrical specifications

**Table 32. USB VREG electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	—	5.5	V	
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	—	120	TBD	$\mu$ A	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	—	1.1	TBD	$\mu$ A	
I <sub>DDoff</sub>	Quiescent current — Shutdown mode <ul style="list-style-type: none"> <li>• VREGIN = 5.0 V and temperature=25C</li> <li>• Across operating voltage and temperature</li> </ul>	—	500	—	nA	
I <sub>LOADrun</sub>	Maximum load current — Run mode	—	—	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode	—	—	1	mA	

*Table continues on the next page...*

**Table 32. USB VREG electrical specifications  
(continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{Reg33out}$	Regulator output voltage — Input supply (VREGIN) > 3.6 V <ul style="list-style-type: none"> <li>• Run mode</li> <li>• Standby mode</li> </ul>		3 TBD	3.3 2.8	3.6 3.6	V V
$V_{Reg33out}$	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	TBD	—	3.6	V	1
$C_{OUT}$	External output capacitor	1.76	2.2	8.16	$\mu F$	
ESR	External output capacitor equivalent series resistance	1	—	100	$m\Omega$	
$I_{LIM}$	Short circuit current	TBD	290	TBD	mA	

1. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to  $I_{Load}$ .

## 6.8.4 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted, and 100 pF load on all SPI pins. All timing assumes slew rate control is disabled and high drive strength is enabled for SPI output pins.


**Table 33. SPI master mode timing**

Num.	Symbol	Description	Min.	Max.	Unit	Comment
1	$f_{op}$	Frequency of operation	$f_{BUS}/2048$	$f_{BUS}/2$	Hz	$f_{BUS}$ is the bus clock as defined in <a href="#">Table 8</a> .
2	$t_{SPSCK}$	SPSCK period	$2 \times t_{BUS}$	$2048 \times t_{BUS}$	ns	$t_{BUS} = 1/f_{BUS}$
3	$t_{Lead}$	Enable lead time	1/2	—	$t_{SPSCK}$	—
4	$t_{Lag}$	Enable lag time	1/2	—	$t_{SPSCK}$	—
5	$t_{wSPSCK}$	Clock (SPSCK) high or low time	$t_{BUS} - 30$	$1024 \times t_{BUS}$	ns	—
6	$t_{SU}$	Data setup time (inputs)	21	—	ns	—
7	$t_{HI}$	Data hold time (inputs)	0	—	ns	—

Table continues on the next page...

**Table 33. SPI master mode timing (continued)**


Num.	Symbol	Description	Min.	Max.	Unit	Comment
8	$t_v$	Data valid (after SPSCK edge)	—	25	ns	—
9	$t_{HO}$	Data hold time (outputs)	0	—	ns	—
10	$t_{RI}$	Rise time input	—	$t_{BUS} - 25$	ns	—
	$t_{FI}$	Fall time input				
11	$t_{RO}$	Rise time output	—	25	ns	—
	$t_{FO}$	Fall time output				



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 17. SPI master mode timing (CPHA=0)**



**Figure 18. SPI master mode timing (CPHA=1)****Table 34. SPI slave mode timing**

Num.	Symbol	Description	Min.	Max.	Unit	Comment
1	$f_{op}$	Frequency of operation	0	$f_{BUS}/4$	Hz	$f_{BUS}$ is the bus clock as defined in <a href="#">Table 8</a> .
2	$t_{SPSCK}$	SPSCK period	$4 \times t_{BUS}$	—	ns	$t_{BUS} = 1/f_{BUS}$
3	$t_{Lead}$	Enable lead time	1	—	$t_{BUS}$	—
4	$t_{Lag}$	Enable lag time	1	—	$t_{BUS}$	—
5	$t_{wSPSCK}$	Clock (SPSCK) high or low time	$t_{BUS} - 30$	—	ns	—
6	$t_{su}$	Data setup time (inputs)	19.5	—	ns	—
7	$t_{HI}$	Data hold time (inputs)	0	—	ns	—
8	$t_a$	Slave access time	—	$t_{BUS}$	ns	Time to data active from high-impedance state
9	$t_{dis}$	Slave MISO disable time	—	$t_{BUS}$	ns	Hold time to high-impedance state
10	$t_v$	Data valid (after SPSCK edge)	—	27	ns	—
11	$t_{HO}$	Data hold time (outputs)	0	—	ns	—

*Table continues on the next page...*

**Table 34. SPI slave mode timing (continued)**

Num.	Symbol	Description	Min.	Max.	Unit	Comment
12	$t_{RI}$	Rise time input	—	$t_{BUS} - 25$	ns	—
	$t_{FI}$	Fall time input				
13	$t_{RO}$	Rise time output	—	25	ns	—
	$t_{FO}$	Fall time output				

**Figure 19. SPI slave mode timing (CPHA=0)****Figure 20. SPI slave mode timing (CPHA=1)**

## 6.8.5 I2S/SAI Switching Specifications


This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

**Table 35. I2S/SAI master mode timing**

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time <sup>1</sup>	40		ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK cycle time (output) <sup>1</sup>	80	—	ns
	I2S_RX_BCLK cycle time (output) <sup>1</sup>	160	—	
S4	I2S_TX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	—	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	—	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	25	—	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns
S11	I2S_TX_FS input assertion to I2S_TXD output valid <sup>2</sup>	—	21	ns

1. This parameter is limited in VLPx modes.

2. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

**Figure 21. I2S/SAI timing — master modes****Table 36. I2S/SAI slave mode timing**

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_RX_BCLK cycle time (input)	80	—	ns
	I2S_TX_BCLK cycle time (input)	160	—	
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_RX_BCLK/I2S_TX_BCLK	10	—	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_RX_BCLK/I2S_TX_BCLK	2	—	ns
S15	I2S_RX_BCLK to I2S_TxD/I2S_TX_FS output valid	—	29	ns
S16	I2S_RX_BCLK to I2S_TxD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RX_BCLK setup before I2S_RX_BCLK	10	—	ns
S18	I2S_RX_BCLK hold after I2S_RX_BCLK	2	—	ns
S19	I2S_RX_FS input assertion to I2S_TxD output valid <sup>1</sup>	—	21	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 22. I2S/SAI timing — slave modes

## 6.9 Human-machine interfaces (HMI)

### 6.9.1 TSI electrical specifications

Table 37. TSI electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{DDTSI}$	Operating voltage	1.71	—	3.6	V	
$C_{ELE}$	Target electrode capacitance range	1	20	500	pF	<a href="#">1</a>
$f_{REFmax}$	Reference oscillator frequency	—	5.5	TBD	MHz	<a href="#">2</a>
$f_{ELEmax}$	Electrode oscillator frequency	—	0.5	TBD	MHz	<a href="#">3</a>
$C_{REF}$	Internal reference capacitor	TBD	1	TBD	pF	
$V_{\Delta}$	Oscillator delta voltage	TBD	600	TBD	mV	<a href="#">4</a>
$I_{REF}$	Reference oscillator current source base current	—	1.133	TBD	$\mu$ A	<a href="#">3, 5</a>
$I_{ELE}$	Electrode oscillator current source base current	—	1.133	TBD	$\mu$ A	<a href="#">3, 5</a>
Pres5	Electrode capacitance measurement precision	—	TBD	TBD	%	<a href="#">6</a>
Pres20	Electrode capacitance measurement precision	—	TBD	TBD	%	<a href="#">7</a>
Pres100	Electrode capacitance measurement precision	—	TBD	TBD	%	<a href="#">8</a>
MaxSens20	Maximum sensitivity @ 20 pF electrode	0.003	0.25	—	fF/count	<a href="#">9</a>
MaxSens	Maximum sensitivity	0.003	—	—	fF/count	<a href="#">10</a>
Res	Resolution	—	—	16	bits	
$T_{Con20}$	Response time @ 20 pF	8	15	25	$\mu$ s	<a href="#">11</a>

Table continues on the next page...

**Table 37. TSI electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>TSI_RUN</sub>	Current added in run mode	—	55	—	μA	
I <sub>TSI_LP</sub>	Low power mode current adder	—	1.3	TBD	μA	12

1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
2. CAPTRM=7, DELVOL=7, and fixed external capacitance of 20 pF.
3. CAPTRM=0, DELVOL=2, and fixed external capacitance of 20 pF.
4. CAPTRM=0, EXTCHRG=9, and fixed external capacitance of 20 pF.
5. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
6. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; Iext = 16.
7. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; Iext = 16.
8. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; Iext = 16.
9. Measured with a 20 pF electrode, reference oscillator frequency of ~5 MHz (I<sub>REF</sub> = 5 μA, REFCHRG = 4), PS = 128, NSCN = 2; Iext = 16 (EXTCHRG = 15).
10. Typical value depends on the configuration used.
11. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, DELVOL = 2, EXTCHRG = 15.
12. CAPTRM=7, DELVOL=2, REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to <http://www.freescale.com> and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin QFN	98ARE10566D
44-pin Laminate QFN	98ASA00239D
48-pin LQFP	98ASH00962A
64-pin Laminate QFN	98ASA00279D
64-pin LQFP	98ASS23234W

## 8 Pinout

### 8.1 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Mux Control module is responsible for selecting which ALT functionality is available on each pin.

#### NOTE

- On PTB0, EZP\_MS\_b is active only during reset. Refer to the detailed boot description.
- PTC1 is open drain.

64-pin	48-pin	44-pin	32-pin	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
1	—	—	—	VDD	VDD								
2	—	—	—	VSS	VSS								
3	—	—	—	Disabled	Disabled	PTC6	UART0_TX	I2C0_SCL	GPIO6	SPI1_MOSI	FBa_AD11		
4	—	—	—	Disabled	Disabled	PTC7	UART0_RX	I2C0_SDA	GPIO7	SPI1_MISO	FBa_AD12		
5	1	—	—	Disabled	Disabled	PTD0	UART0_CT_S_b	I2C1_SDA	GPIO8	SPI1_SCLK	FBa_AD13	I2S0_MCLK / I2S0_CLKIN	
6	2	—	—	Disabled	Disabled	PTD1	UART0_RT_S_b	I2C1_SCL	GPIO9	SPI1_SS	FBa_AD14	I2S0_RX_B_CLK	
7	3	1	1	Disabled	Disabled	PTA0		I2C2_SCL	FTM1_CH0	SPI0_SS	FBa_AD15	I2S0_RX_F_S	
8	4	2	2	Disabled	Disabled	PTA1		I2C2_SDA	FTM1_CH1		FBa_AD16	I2S0_RXD	
9	5	3	3	Disabled	Disabled	PTA2	UART1_TX		FTM1_CH2	SPI1_SS			
10	6	4	4	Disabled	Disabled	PTA3	UART1_RX		FTM1_CH3	SPI1_SCLK		I2S0_TX_B_CLK	EZP_CLK
11	7	5	5	ADC0_SE2	ADC0_SE2	PTA4	UART1_CT_S_b	I2C2_SCL	FTM1_CH4	SPI1_MISO		I2S0_TX_F_S	EZP_DI
12	8	6	6	ADC0_SE3	ADC0_SE3	PTA5	UART1_RT_S_b	I2C2_SDA	FTM1_CH5	SPI1_MOSI	CLKOUT	I2S0_TxD	EZP_DO
13	9	7	7	VDDA	VDDA								
14	10	8	—	VREFH	VREFH								
15	11	9	—	VREF_OUT	VREF_OUT								
16	12	10	—	VREFL	VREFL								
17	13	11	8	VSSA	VSSA								
18	14	12	9	DAC0_OUT	DAC0_OUT								
19	15	13	10	VREGIN	VREGIN								
20	16	14	11	VOUT33	VOUT33								
21	17	15	12	USB0_DM	USB0_DM								

## Pinout

64-pin	48-pin	44-pin	32-pin	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
22	18	16	13	USB0_DP	USB0_DP								
23	19	17	14	VSS	VSS								
24	20	18	—	VDD	VDD								
25	21	19	15	ADC0_SE8/ TSI0_CH0	ADC0_SE8/ TSI0_CH0	PTA6		LPTMR_AL T1	FTM_FLT1	FBa_D7	FBa_AD17		
26	—	—	—	ADC0_SE9/ TSI0_CH1	ADC0_SE9/ TSI0_CH1	PTD2	FTM0_QD_ PHA	GPIO10	FTM0_CH0				
27	22	20	—	ADC0_SE1 0/TSI0_CH2	ADC0_SE1 0/TSI0_CH2	PTD3	FTM0_QD_ PHB	GPIO11	FTM0_CH1	FBa_D6	FBa_AD0		
28	—	—	—	ADC0_SE1 1/TSI0_CH3	ADC0_SE1 1/TSI0_CH3	PTD4		GPIO12			FBa_D7		
29	—	—	—	ADC0_SE1 2/TSI0_CH4	ADC0_SE1 2/TSI0_CH4	PTD5		GPIO13			FBa_D6		
30	23	21	16	ADC0_SE1 3/TSI0_CH5	ADC0_SE1 3/TSI0_CH5	PTA7	UART0_TX		FTM0_QD_ PHA		FBa_D5		
31	24	22	—	ADC0_SE1 4/TSI0_CH6	ADC0_SE1 4/TSI0_CH6	PTD6	UART0_RX	GPIO14			FBa_D4		
32	—	—	—	ADC0_SE1 5/TSI0_CH7	ADC0_SE1 5/TSI0_CH7	PTD7	UART0_CT S_b	I2C3_SCL	GPIO15		FBa_D3		
33	—	—	—	TSI0_CH8	TSI0_CH8	PTE0	UART0_RT S_b	I2C3_SDA			FBa_D2		
34	—	—	—	TSI0_CH9	TSI0_CH9	PTE1	SPI0_SS		FTM_FLT0		FBa_D1		
35	25	23	17	IRQ/ EZP_MS_b	Disabled	PTB0		I2C0_SCL		IRQ/ EZP_MS_b			EZP_CS_b
36	26	24	18	TSI0_CH10	TSI0_CH10	PTB1	SPI0_SCLK	I2C0_SDA	FTM_FLT2	LPTMR_AL T2	FTM0_QD_ PHB	FB_CLKOUT	
37	—	—	—	TSI0_CH11	TSI0_CH11	PTE2		I2C3_SCL			FBa_D0		
38	—	—	—	ADC0_SE1 6/ TSI0_CH12	ADC0_SE1 6/ TSI0_CH12	PTE3	SPI0_MOSI	I2C3_SDA			FBa_OE_b		
39	27	25	19	ADC0_SE1 7/ TSI0_CH13	ADC0_SE1 7/ TSI0_CH13	PTB2	SPI0_MISO				FBa_CS0_b		
40	28	26	20	ADC0_SE1 8/ TSI0_CH14	ADC0_SE1 8/ TSI0_CH14	PTB3	SPI0_MOSI			FBa_CS1_b	FBa_ALE		
41	29	—	—	ADC0_SE1 9/ TSI0_CH15	ADC0_SE1 9/ TSI0_CH15	PTE4	UART0_RT S_b	LPTMR_AL T3	SPI1_SS		FBa_AD1		
42	30	—	—	ADC0_SE2 0	ADC0_SE2 0	PTE5	UART0_CT S_b	I2C1_SCL	SPI1_SCLK		FBa_AD2		
43	—	—	—	ADC0_SE2 1	ADC0_SE2 1	PTE6	UART0_RX	I2C1_SDA	SPI1_MISO		FBa_AD3		
44	31	27	—	ADC0_SE2 2	ADC0_SE2 2	PTE7	UART0_TX	PDB0_EXT RG	SPI1_MOSI	FBa_RW_b	FBa_AD4		
45	32	28	21	BKGD/MS	Disabled	PTB4	BKGD/MS						
46	33	29	22	XTAL2	XTAL2	PTB5							


64-pin	48-pin	44-pin	32-pin	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
47	34	30	23	EXTAL2	EXTAL2	PTB6							
48	35	31	24	VDD	VDD								
49	36	32	25	VSS	VSS								
50	37	33	26	EXTAL1	EXTAL1	PTB7		I2C1_SDA	TMR_CLKI_N1				
51	38	34	27	XTAL1	XTAL1	PTC0		I2C1_SCL	TMR_CLKI_N0	GPIO0			
52	39	35	28	RESET_b	Disabled	PTC1	RESET_b						
53	—	—	—	CMP0_IN0	CMP0_IN0	PTF0	SPI0_SS				FBa_AD5		
54	—	—	—	Disabled	Disabled	PTF1	SPI0_SCLK			CMP0_OUT	FBa_AD6		
55	—	—	—	CMP0_IN1	CMP0_IN1	PTF2	SPI0_MISO				FBa_AD7		
56	40	36	—	CMP0_IN2	CMP0_IN2	PTF3	SPI0_MOSI			GPIO1	FBa_AD8	I2S0_TXD	
57	41	37	29	CMP0_IN3	CMP0_IN3	PTC2	UART1_RT_S_b	SPI1_SS		GPIO2	FBa_AD18	I2S0_TX_F_S	
58	42	38	—	Disabled	Disabled	PTF4	UART1_CT_S_b	SPI1_SCLK		FBa_D3	FBa_AD19	I2S0_TX_B_CLK	
59	43	39	—	Disabled	Disabled	PTF5	UART1_RX	SPI1_MISO		FBa_D2	FBa_RW_b	I2S0_RXD	
60	44	40	—	Disabled	Disabled	PTF6	UART1_TX	SPI1_MOSI		FBa_D1	FBa_AD9	I2S0_RX_F_S	
61	45	41	—	Disabled	Disabled	PTF7	UART0_RT_S_b		SPI0_SS	FBa_D0	FBa_AD10	I2S0_RX_B_CLK	
62	46	42	30	Disabled	Disabled	PTC3	UART0_CT_S_b	GPIO3	SPI0_SCLK	CLKOUT	USB_CLKIN	I2S0_MCLK / I2S0_CLKIN	
63	47	43	31	Disabled	Disabled	PTC4	UART0_RX	GPIO4	SPI0_MISO	PDB0_EXT_RG	USB_SOF_PULSE		
64	48	44	32	Disabled	Disabled	PTC5	UART0_TX	GPIO5	SPI0_MOSI	CMT_IRO			

## 8.2 Pinout diagrams

The following diagrams show pinouts for the 64-pin, 48-pin, 44-pin, and 32-pin packages.

For each pin, the diagrams show the default function or (when disabled is the default) the ALT1 signal for a GPIO function. However, many signals may be multiplexed onto a single pin.

## Pinout



**Figure 23. 64-pin Laminate QFN (pinout identical for 64-pin LQFP)**






Figure 24. 48-pin LQFP

## Pinout



**Figure 25. 44-pin Laminate QFN**

**Figure 26. 32-pin QFN**

## 8.3 Module-by-module signals

### NOTE

- On PTB0, EZP\_MS\_b is active only during reset. Refer to the detailed boot description.
- PTC1 is open drain.

**Table 38. Module signals by GPIO port and pin**

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
Power and ground					
1					VDD
24	20	18			VDD

*Table continues on the next page...*

**Pinout**
**Table 38. Module signals by GPIO port and pin (continued)**

<b>64-pin</b>	<b>48-pin</b>	<b>44-pin</b>	<b>32-pin</b>	<b>Port</b>	<b>Module signal(s)</b>
48	35	31	24		VDD
2					VSS
23	19	17	14		VSS
49	36	32	25		VSS
<b>System</b>					
45	32	28	21	PTB4	BKGD/MS
12	8	6	6	PTA5	CLKOUT
62	46	42	30	PTC3	CLKOUT
10	6	4	4	PTA3	EZP_CLK
11	7	5	5	PTA4	EZP_DI
12	8	6	6	PTA5	EZP_DO
35	25	23	17	PTB0	IRQ/EZP_MS_b, EZP_CS_b
52	39	35	28	PTC1	RESET_b
<b>OSC</b>					
50	37	33	26	PTB7	EXTAL1
47	34	30	23	PTB6	EXTAL2
51	38	34	27	PTC0	XTAL1
46	33	29	22	PTB5	XTAL2
<b>LLWU</b>					
4				PTC7	LLWU_P0
6	2			PTD1	LLWU_P1
12	8	6	6	PTA5	LLWU_P2
30	23	21	16	PTA7	LLWU_P3
32				PTD7	LLWU_P4
35	25	23	17	PTB0	LLWU_P5
36	26	24	18	PTB1	LLWU_P6
39	27	25	19	PTB2	LLWU_P7
44	31	27		PTE7	LLWU_P8
45	32	28	21	PTB4	LLWU_P9
55				PTF2	LLWU_P10
56	40	36		PTF3	LLWU_P11
57	41	37	29	PTC2	LLWU_P12
59	43	39		PTF5	LLWU_P13
62	46	42	30	PTC3	LLWU_P14

*Table continues on the next page...*

**Table 38. Module signals by GPIO port and pin (continued)**

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
63	47	43	31	PTC4	LLWU_P15
GPIO					
51	38	34	27	PTC0	GPIO0
56	40	36		PTF3	GPIO1
57	41	37	29	PTC2	GPIO2
62	46	42	30	PTC3	GPIO3
63	47	43	31	PTC4	GPIO4
64	48	44	32	PTC5	GPIO5
3				PTC6	GPIO6
4				PTC7	GPIO7
5	1			PTD0	GPIO8
6	2			PTD1	GPIO9
26				PTD2	GPIO10
27	22	20		PTD3	GPIO11
28				PTD4	GPIO12
29				PTD5	GPIO13
31	24	22		PTD6	GPIO14
32				PTD7	GPIO15
LPTMR					
25	21	19	15	PTA6	LPTMR_ALT1
36	26	24	18	PTB1	LPTMR_ALT2
41	29			PTE4	LPTMR_ALT3
LPTMR-TOD					
50	37	33	26	PTB7	EXTAL1
47	34	30	23	PTB6	EXTAL2
25	21	19	15	PTA6	LPTMR_ALT1
36	26	24	18	PTB1	LPTMR_ALT2
41	29			PTE4	LPTMR_ALT3
51	38	34	27	PTC0	XTAL1
46	33	29	22	PTB5	XTAL2
PTA					
7	3	1	1	PTA0	PTA0
8	4	2	2	PTA1	PTA1
9	5	3	3	PTA2	PTA2
10	6	4	4	PTA3	PTA3

Table continues on the next page...

**Pinout**

**Table 38. Module signals by GPIO port and pin (continued)**

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
11	7	5	5	PTA4	PTA4
12	8	6	6	PTA5	PTA5
25	21	19	15	PTA6	PTA6
30	23	21	16	PTA7	PTA7
PTB					
35	25	23	17	PTB0	PTB0
36	26	24	18	PTB1	PTB1
39	27	25	19	PTB2	PTB2
40	28	26	20	PTB3	PTB3
45	32	28	21	PTB4	PTB4
46	33	29	22	PTB5	PTB5
47	34	30	23	PTB6	PTB6
50	37	33	26	PTB7	PTB7
PTC					
51	38	34	27	PTC0	PTC0
52	39	35	28	PTC1	PTC1
57	41	37	29	PTC2	PTC2
62	46	42	30	PTC3	PTC3
63	47	43	31	PTC4	PTC4
64	48	44	32	PTC5	PTC5
3				PTC6	PTC6
4				PTC7	PTC7
PTD					
5	1			PTD0	PTD0
6	2			PTD1	PTD1
26				PTD2	PTD2
27	22	20		PTD3	PTD3
28				PTD4	PTD4
29				PTD5	PTD5
31	24	22		PTD6	PTD6
32				PTD7	PTD7
PTE					
33				PTE0	PTE0
34				PTE1	PTE1
38				PTE3	PTE2

*Table continues on the next page...*

**Table 38. Module signals by GPIO port and pin (continued)**

<b>64-pin</b>	<b>48-pin</b>	<b>44-pin</b>	<b>32-pin</b>	<b>Port</b>	<b>Module signal(s)</b>
39	27	25	19	PTB2	PTE3
41	29			PTE4	PTE4
42	30			PTE5	PTE5
43				PTE6	PTE6
44	31	27		PTE7	PTE7
<b>PTF</b>					
53				PTF0	PTF0
54				PTF1	PTF1
55				PTF2	PTF2
56	40	36		PTF3	PTF3
58	42	38		PTF4	PTF4
59	43	39		PTF5	PTF5
60	44	40		PTF6	PTF6
61	45	41		PTF7	PTF7
<b>5 V VREG</b>					
20	16	14	11		VOUT33
19	15	13	10		VREGIN
<b>USB0</b>					
63	47	43	31	PTC4	USB_SOF_PULSE
62	46	42	30	PTC3	USB_CLKIN
21	17	15	12		USB0_DM
22	18	16	13		USB0_DP
20	16	14	11		VOUT33
19	15	13	10		VREGIN
<b>ADC0</b>					
11	7	5	5	PTA4	ADC0_SE2
12	8	6	6	PTA5	ADC0_SE3
25	21	19	15	PTA6	ADC0_SE8
26				PTD2	ADC0_SE9
27	22	20		PTD3	ADC0_SE10
28				PTD4	ADC0_SE11
29				PTD5	ADC0_SE12
30	23	21	16	PTA7	ADC0_SE13
31	24	22		PTD6	ADC0_SE14
32				PTD7	ADC0_SE15

*Table continues on the next page...*

## Pinout

**Table 38. Module signals by GPIO port and pin (continued)**

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
38				PTE3	ADC0_SE16
39	27	25	19	PTB2	ADC0_SE17
40	28	26	20	PTB3	ADC0_SE18
41	29			PTE4	ADC0_SE19
42	30			PTE5	ADC0_SE20
43				PTE6	ADC0_SE21
44	31	27		PTE7	ADC0_SE22
13	9	7	7		VDDA
14	10	8			VREFH
16	12	10			VREFL
17	13	11	8		VSSA
DAC0					
18	14	12	9		DAC0_OUT
VREF					
15	11	9			VREF_OUT
CMP0					
53				PTF0	CMP0_IN0
55				PTF2	CMP0_IN1
56	40	36		PTF3	CMP0_IN2
57	41	37	29	PTC2	CMP0_IN3
54				PTF1	CMP0_OUT
CMT					
64	48	44	32	PTC5	CMT_IRO
I2S0					
5	1			PTD0	I2S0_MCLK/ I2S0_CLKIN
62	46	42	30	PTC3	I2S0_MCLK/ I2S0_CLKIN
6	2			PTD1	I2S0_RX_BCLK
61	45	41		PTF7	I2S0_RX_BCLK
7	3	1	1	PTA0	I2S0_RX_FS
60	44	40		PTF6	I2S0_RX_FS
8	4	2	2	PTA1	I2S0_RXD
59	43	39		PTF5	I2S0_RXD
10	6	4	4	PTA3	I2S0_TX_BCLK
58	42	38		PTF4	I2S0_TX_BCLK

Table continues on the next page...

**Table 38. Module signals by GPIO port and pin (continued)**

<b>64-pin</b>	<b>48-pin</b>	<b>44-pin</b>	<b>32-pin</b>	<b>Port</b>	<b>Module signal(s)</b>
11	7	5	5	PTA4	I2S0_TX_FS
57	41	37	29	PTC2	I2S0_TX_FS
12	8	6	6	PTA5	I2S0_TXD
56	40	36		PTF3	I2S0_TXD
TSI0					
25	21	19	15	PTA6	TSI0_CH0
26				PTD2	TSI0_CH1
27	22	20		PTD3	TSI0_CH2
28				PTD4	TSI0_CH3
29				PTD5	TSI0_CH4
30	23	21	16	PTA7	TSI0_CH5
31	24	22		PTD6	TSI0_CH6
32				PTD7	TSI0_CH7
33				PTE0	TSI0_CH8
34				PTE1	TSI0_CH9
36	26	24	18	PTB1	TSI0_CH10
37				PTE2	TSI0_CH11
38				PTE3	TSI0_CH12
39	27	25	19	PTB2	TSI0_CH13
40	28	26	20	PTB3	TSI0_CH14
41	29			PTE4	TSI0_CH15
PDB0					
44	31	27		PTE7	PDB0_EXTRG
63	47	43	31	PTC4	PDB0_EXTRG
FTM0					
34				PTE1	FTM_FLT0
25	21	19	15	PTA6	FTM_FLT1
36	26	24	18	PTB1	FTM_FLT2 / FTM0_QD_PHB
26				PTD2	FTM0_CH0 / FTM0_QD_PHA
27	22	20		PTD3	FTM0_CH1 / FTM0_QD_PHB
30	23	21	16	PTA7	FTM0_QD_PHA
51	38	34	27	PTC0	TMR_CLKIN0
50	37	33	26	PTB7	TMR_CLKIN1

*Table continues on the next page...*

## Pinout

**Table 38. Module signals by GPIO port and pin (continued)**

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
FTM1					
34				PTE1	FTM_FLT0
25	21	19	15	PTA6	FTM_FLT1
36	26	24	18	PTB1	FTM_FLT2
7	3	1	1	PTA0	FTM1_CH0
8	4	2	2	PTA1	FTM1_CH1
9	5	3	3	PTA2	FTM1_CH2
10	6	4	4	PTA3	FTM1_CH3
11	7	5	5	PTA4	FTM1_CH4
12	8	6	6	PTA5	FTM1_CH5
51	38	34	27	PTC0	TMR_CLKIN0
50	37	33	26	PTB7	TMR_CLKIN1
MTIM					
51	38	34	27	PTC0	TMR_CLKIN0
50	37	33	26	PTB7	TMR_CLKIN1
Mini-FlexBus					
36	26	24	18	PTB1	FB_CLKOUT
27	22	20		PTD3	FBa_AD0
41	29			PTE4	FBa_AD1
42	30			PTE5	FBa_AD2
43				PTE6	FBa_AD3
44	31	27		PTE7	FBa_AD4
53				PTF0	FBa_AD5
54				PTF1	FBa_AD6
55				PTF2	FBa_AD7
56	40	36		PTF3	FBa_AD8
60	44	40		PTF6	FBa_AD9
61	45	41		PTF7	FBa_AD10
3				PTC6	FBa_AD11
4				PTC7	FBa_AD12
5	1			PTD0	FBa_AD13
6	2			PTD1	FBa_AD14
7	3	1	1	PTA0	FBa_AD15
8	4	2	2	PTA1	FBa_AD16
25	21	19	15	PTA6	FBa_AD17

Table continues on the next page...

**Table 38. Module signals by GPIO port and pin (continued)**

<b>64-pin</b>	<b>48-pin</b>	<b>44-pin</b>	<b>32-pin</b>	<b>Port</b>	<b>Module signal(s)</b>
57	41	37	29	PTC2	FBa_AD18
58	42	38		PTF4	FBa_AD19
40	28	26	20	PTB3	FBa_ALE
39	27	25	19	PTB2	FBa_CS0_b
37				PTE2	FBa_D0
34				PTE1	FBa_D1
33				PTE0	FBa_D2
32				PTD7	FBa_D3
31	24	22		PTD6	FBa_D4
30	23	21	16	PTA7	FBa_D5
29				PTD5	FBa_D6
28				PTD4	FBa_D7
38				PTE3	FBa_OE_b
59	43	39		PTF5	FBa_RW_b
<b>DATA_BUS</b>					
8	4	2	2	PTA1	FBa_AD16
39	27	25	19	PTB2	FBa_CS0_b
61	45	41		PTF7	FBa_D0
60	44	40		PTF6	FBa_D1
59	43	39		PTF5	FBa_D2
58	42	38		PTF4	FBa_D3
31	24	22		PTD6	FBa_D4
30	23	21	16	PTA7	FBa_D5
27	22	20		PTD3	FBa_D6
25	21	19	15	PTA6	FBa_D7
44	31	27		PTE7	FBa_RW_b
<b>I2C0 and I2C1</b>					
3				PTC6	I2C0_SCL
35	25	23	17	PTB0	I2C0_SCL
4				PTC7	I2C0_SDA
36	26	24	18	PTB1	I2C0_SDA
6	2			PTD1	I2C1_SCL
42	30			PTE5	I2C1_SCL
51	38	34	27	PTC0	I2C1_SCL
5	1			PTD0	I2C1_SDA

*Table continues on the next page...*

**Pinout**
**Table 38. Module signals by GPIO port and pin (continued)**

<b>64-pin</b>	<b>48-pin</b>	<b>44-pin</b>	<b>32-pin</b>	<b>Port</b>	<b>Module signal(s)</b>
43				PTE6	I2C1_SDA
50	37	33	26	PTB7	I2C1_SDA
I2C2 and I2C3					
7	3	1	1	PTA0	I2C2_SCL
11	7	5	5	PTA4	I2C2_SCL
8	4	2	2	PTA1	I2C2_SDA
12	8	6	6	PTA5	I2C2_SDA
32				PTD7	I2C3_SCL
37				PTE2	I2C3_SCL
33				PTE0	I2C3_SDA
38				PTE3	I2C3_SDA
SPI0					
39	27	25	19	PTB2	SPI0_MISO
55				PTF2	SPI0_MISO
63	47	43	31	PTC4	SPI0_MISO
38				PTE3	SPI0_MOSI
40	28	26	20	PTB3	SPI0_MOSI
56	40	36		PTF3	SPI0_MOSI
64	48	44	32	PTC5	SPI0_MOSI
36	26	24	18	PTB1	SPI0_SCLK
54				PTF1	SPI0_SCLK
62	46	42	30	PTC3	SPI0_SCLK
7	3	1	1	PTA0	SPI0_SS
34				PTE1	SPI0_SS
53				PTF0	SPI0_SS
61	45	41		PTF7	SPI0_SS
SPI1					
4				PTC7	SPI1_MISO
11	7	5	5	PTA4	SPI1_MISO
43				PTE6	SPI1_MISO
59	43	39		PTF5	SPI1_MISO
3				PTC6	SPI1_MOSI
12	8	6	6	PTA5	SPI1_MOSI
44	31	27		PTE7	SPI1_MOSI
60	44	40		PTF6	SPI1_MOSI

*Table continues on the next page...*

**Table 38. Module signals by GPIO port and pin (continued)**

<b>64-pin</b>	<b>48-pin</b>	<b>44-pin</b>	<b>32-pin</b>	<b>Port</b>	<b>Module signal(s)</b>
5	1			PTD0	SPI1_SCLK
10	6	4	4	PTA3	SPI1_SCLK
42	30			PTE5	SPI1_SCLK
58	42	38		PTF4	SPI1_SCLK
6	2			PTD1	SPI1_SS
9	5	3	3	PTA2	SPI1_SS
41	29			PTE4	SPI1_SS
57	41	37	29	PTC2	SPI1_SS
UART0					
5	1			PTD0	UART0_CTS_b
32				PTD7	UART0_CTS_b
42	30			PTE5	UART0_CTS_b
62	46	42	30	PTC3	UART0_CTS_b
6	2			PTD1	UART0_RTS_b
33				PTE0	UART0_RTS_b
41	29			PTE4	UART0_RTS_b
61	45	41		PTF7	UART0_RTS_b
4				PTC7	UART0_RX
31	24	22		PTD6	UART0_RX
43				PTE6	UART0_RX
63	47	43	31	PTC4	UART0_RX
3				PTC6	UART0_TX
30	23	21	16	PTA7	UART0_TX
44	31	27		PTE7	UART0_TX
64	48	44	32	PTC5	UART0_TX
UART1					
11	7	5	5	PTA4	UART1_CTS_b
58	42	38		PTF4	UART1_CTS_b
12	8	6	6	PTA5	UART1_RTS_b
57	41	37	29	PTC2	UART1_RTS_b
10	6	4	4	PTA3	UART1_RX
59	43	39		PTF5	UART1_RX
9	5	3	3	PTA2	UART1_TX
60	44	40		PTF6	UART1_TX

## 9 Revision History

The following table provides a revision history for this document.

**Table 39. Revision History**

Rev. No.	Date	Substantial Changes
0	05/2011	Initial released version

**How to Reach Us:****Home Page:**

[www.freescale.com](http://www.freescale.com)

**Web Support:**

<http://www.freescale.com/support>

**USA/Europe or Locations Not Listed:**

Freescale Semiconductor

Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

**Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH

Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

**Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

**Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

**For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2011 Freescale Semiconductor, Inc.