2

#### **Features**

- Fast Read Access Time 150ns
- Automatic Page Write Operation Internal Address and Data Latches for 64 Bytes Internal Control Timer
- Fast Write Cycle Times

Page Write Cycle Time: 3.0ms or 10ms maximum 1 to 64 Byte Page Write Operation

- Low Power Dissipation
   80mA Active Current
  - 200µA CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles Data Retention: 10 years
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial, and Industrial Temperature Ranges

#### Description

The AT28C256 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its 256k of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced non-volatile CMOS technology, the device offers access times to 150ns with power dissipation of just 440mW. When the device is deselected, the CMOS standby current is less than  $200\mu A$ .

The AT28C256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28C256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of E<sup>2</sup>PROM for device identification or tracking.

#### **Pin Configurations**

	_	
1	26 🗅	VCC
2	27	WE
3	26 🗖	A13
4	25 🗖	A8
5	24 🗅	A9
6	23 🗖	A11
7	22 þ	Œ
8	21 þ	A10
9	20 🗅	A10 CE
10	19 🗅	1/07
11	18 Þ	VO6
12	17 Þ	VO5 VO4
13	16 🗅	VO4
14	15 🗅	VO3
	1 2 3 4 5 6 7 8 9 10 11 12 13	1 28 D 2 2 2 7 D 3 26 D 4 25 D 5 6 24 D 6 23 D 7 2 2 D 10 11 18 D 11 12 17 D 11 14 15 D 14 15 D 14 15 D 14 15 D 16 14 15 D 17 D 18

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

A7 A14 VC A12 NC 4 3 2 13	WE	
A6 > 6 A5 > 6 A4 > 7 A3 > 8 A2 > 9 A1 > 10 A0 > 11 NC > 12 VOO > 13	29 { 28 { 27 { 26 { 25 { 24 { 23 { 22 { 21 {	A8 A9 A11 NC OE A10 CE VO7 VO6
\~~~	3 4 5	


Note: PLCC package pins 1 and 17 are DON'T CONNECT.



256K (32K x 8) Paged CMOS E<sup>2</sup>PROM



#### **Block Diagram**



#### **Device Operation**

READ: The AT28C256 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual line control gives designers flexibility in preventing bus contention.

WRITE: A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates  $\overline{a}$  write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte write has been started it will automatically time itself to completion.

PAGE WRITE MODE: The page write operation of the AT28C256 allows one to 64 bytes of data to be loaded into the device and then simultaneously written during the internal programming period. After the first data byte has been loaded into the device successive bytes may be loaded in the same manner. Each new byte to be written must have its high to low transition on WE (or CE) within 150µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150us of the last low to high transition, the load period will end and the internal programming period will start. A6 to A14 specify the page address. The page address must be valid during each high to low transition of WE (or CE). A0 to A5 are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be changed within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. DATA Polling may begin at any time during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28C256 provides another method for determining the end of a write

cycle. During a write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during the write cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent writes to the AT28C256 in the following ways: (a) Vcc sense—if Vcc is below 3.8V (typical) the write function is inhibited. (b) Vcc power on delay—once Vcc has reached 3.8V the device will automatically time out 5ms (typical) before allowing a write. (c) Write inhibit—holding any one of OE low, CE high or WE high inhibits write cycles. (d) Noise filter—pulses of less than 15ms (typical) on the WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT28C256. Once the software protection is enabled a software algorithm must be issued to the device before a write may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three write commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three write commands must begin each write cycle in order for the writes to occur. All software write commands must obey the page write timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, but the software feature will guard against inadvertent writes during power transi-

DEVICE IDENTIFICATION: An extra 64 bytes of  $E^2$ PROM memory are available to the user for device identification. By raising A9 to  $12 \pm 0.5$ V and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to Vcc +0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and A.C. Operating Range

		AT28C256-15	AT28C256-20	AT28C256-25	AT28C256-35
	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	
Operating Temperature (Case)	ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	
, , , , , , , , , , , , , , , , , , , ,	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5V±10%	5V±10%	5V±10%	5V±10%

#### **Operating Modes**

Mode	CE	ŌĒ	WE	I/O	
Read	VIL	VIL	ViH	Dout	
Write <sup>(2)</sup>	V <sub>IL</sub>	ViH	VIL	D <sub>IN</sub>	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	x	High Z	
Write Inhibit	Χ.	X	ViH		
Write Inhibit	X	VIL	x		
Output Disable	X	ViH	X	High Z	
Chip Erase	ViL	Vн <sup>(3)</sup>	VIL	High Z	
Notes: 1. X can be V <sub>IL</sub> or V <sub>IH</sub> .		3. $V_H = 12.0V \pm$	0.5V.		

#### **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
lų.	Input Load Current	VIN=0V to VCC + 1V			10	μA
lo	Output Leakage Current	V <sub>I/O</sub> =0V to V <sub>CC</sub>			10	μА
laa.	Von Standley Current CMOS	CE=Vcc3V to Vcc + 1V	Com., Ind.		200	μА
ISB1	Vcc Standby Current CMOS	CE=ACC-'2A IO ACC + 1A	Mil.		300	μА
IsB2	Vcc Standby Current TTL	CE=2.0V to Vcc + 1V			3	mA
lcc	Vcc Active Current	f=5MHz; lout=0mA			80	mA
VIL	Input Low Voltage	·			0.8	٧
VIH	Input High Voltage			2.0		٧
Vol	Output Low Voltage	loL=2.1mA			.45	٧
Vон	Output High Voltage	Іон=-400μА		2.4		٧




<sup>2.</sup> Refer to A.C. Programming Waveforms.



#### A.C. Read Characteristics

		AT280	256-15	AT280	256-20	AT28C256-25		AT28C256-35		6-25 AT28C256-35		5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units			
tacc	Address to Output Delay		150		200		250		350	ns			
tce (1)	CE to Output Delay		150		200		250		350	ns			
toE (2)	OE to Output Delay	0	70	0	80	0	100	0	100	ns			
t <sub>DF</sub> <sup>(3,4)</sup>	CE or OE to Output Float	0	50	0	55	0	60	0	70	ns			
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns			


#### A.C. Read Waveforms



#### Notes:

- CE may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
- OE may be delayed up to tCE tOE after the falling edge of CE without impact on tCE or by tACC - tOE after an address change without impact on tACC.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**

## Pin Capacitance (f=1 MHz T=25°C) (4)

	Тур	Max	Units	Conditions
CIN	4	6	pF	ViN = 0V
Cout	8	12	pF	Vout = 0V


AT28C256 =

#### A.C. Write Characteristics


Symbol	Parameter		Min	Max	Units
tas, toes	Address, OE Set-up Time		0		ns
tah	Address Hold Time		50		กร
tcs	Chip Select Set-up Time		0		ns
tсн	Chip Select Hold Time		0		ns
twp	Write Pulse Width (WE or CE)		100		ns
tos	Data Set-up Time		50		ns
tDH,tOEH	Data, OE Hold Time		0		ns
tov	Time to Data Valid		NR <sup>(1)</sup>		
twc	Weite Coale Time	AT28C256		10	ms
	Write Cycle Time	AT28C256F		3.0	ms

Note: 1. NR = No Restiction

## A.C. Write Waveforms- WE Controlled



## A.C. Write Waveforms- CE Controlled








## **Page Mode Characteristics**

Symbol	Parameter		Min	Max	Units
twc	Write Cycle Time	AT28C256		10	ms
	Write Cycle Time AT280	AT28C256F		3.0	ms
tas	Address Set-up Time		0		ns
<b>ta</b> h	Address Hold Time		50		ns
tos	Data Set-up Time		50		ns
tон	Data Hold Time		0		ns
twp	Write Pulse Width		100		ns
TBLC	Byte Load Cycle Time	•		150	μs
twpH	Write Pulse Width High		50		ns


## Page Mode Write Waveforms



Notes:

A6 through A14 must specify the page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.


## **Chip Erase Waveforms**



 $t_S = t_H = 5\mu sec (min.)$   $t_W \approx 10 msec (min.)$  $V_H = 12.0V \pm 0.5V$ 

AT28C256


# Software Data Protection Enable Algorithm (1)




Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data are loaded.

#### Software Data Protection Disable Algorithm (1)



## **Software Protected Write Cycle Waveforms**



Notes: A6 through A14 must specify the page address during each high to low transition of WE (or CE) after the software code has been entered.

OE must be high only when WE and CE are both low.






## Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0	- 75	10027	ns
tOEH .	OE Hold Time	0			ns
to <sub>E</sub>	OE to Output Delay	-		100	ns
twn	Write Recovery Time	0	-	•	ns

Note: 1. These parameters are characterized and not 100% tested.

## **Data Polling Waveforms**




Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh .	OE Hold Time	10			ns
toe	OE to Output Delay			100	ns
<b>TOEHP</b>	OE High Pulse	150			ns
twr	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

## **Toggle Bit Waveforms**




- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- Beginning and ending state of I/O6 will vary.
   Any address location may be used but the address should not vary.


AT28C256

## 2


#### NORMALIZED SUPPLY CURRENT vs.



## NORMALIZED SUPPLY CURRENT vs.



#### NORMALIZED SUPPLY CURRENT vs.





## **Ordering Information**

tacc	lcc	(mA)	Oudoding Oc. de	Dool oo	On analysis Barraya	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
150	80	0.2	AT28C256(E,F)-15DC AT28C256(E,F)-15FC AT28C256(E,F)-15JC AT28C256(E,F)-15LC AT28C256(E,F)-15PC AT28C256(E,F)-15UC	28D6 28F 32J 32L 28P6 28U	Commercial (0°C to 70°C)	
			AT28C256(E,F)-15DI AT28C256(E,F)-15FI AT28C256(E,F)-15JI AT28C256(E,F)-15LI AT28C256(E,F)-15PI AT28C256(E,F)-15UI	28D6 28F 32J 32L 28P6 28U	Industrial (-40°C to 85°C)	
150	80	0.3	AT28C256(E,F)-15DM AT28C256(E,F)-15FM AT28C256(E,F)-15LM AT28C256(E,F)-15UM	28D6 28F 32L 28U	Military (-55°C to 125°C)	
			AT28C256(E,F)-15DM/883 AT28C256(E,F)-15FM/883 AT28C256(E,F)-15LM/883 AT28C256(E,F)-15UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
200	80	0.2	AT28C256(E,F)-20DC AT28C256(E,F)-20FC AT28C256(E,F)-20JC AT28C256(E,F)-20LC AT28C256(E,F)-20PC AT28C256(E,F)-20UC	28D6 28F 32J 32L 28P6 28U	Commercial (0°C to 70°C)	
			AT28C256(E,F)-20DI AT28C256(E,F)-20FI AT28C256(E,F)-20JI AT28C256(E,F)-20LI AT28C256(E,F)-20PI AT28C256(E,F)-20UI	28D6 28F 32J 32L 28P6 28U	Industrial (-40°C to 85°C)	
200	80	0.3	AT28C256(E,F)-20DM AT28C256(E,F)-20FM AT28C256(E,F)-20LM AT28C256(E,F)-20UM	28D6 28F 32L 28U	Military (-55°C to 125°C)	
			AT28C256(E,F)-20DM/883 AT28C256(E,F)-20FM/883 AT28C256(E,F)-20LM/883 AT28C256(E,F)-20UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
250	80	0.2	AT28C256(E,F)-25DC AT28C256(E,F)-25FC AT28C256(E,F)-25JC AT28C256(E,F)-25LC AT28C256(E,F)-25PC AT28C256(E,F)-25UC AT28C256-W	28D6 28F 32J 32L 28P6 28U DIE	Commercial (0°C to 70°C)	

## **Ordering Information**

tacc	lcc	(mA)	Ordering Code	Dookees	Operation Dange	
(ns)	Active	Standby	Ordening Code	Package	Operation Range	
250	80	0.2	AT28C256(E,F)-25DI AT28C256(E,F)-25FI AT28C256(E,F)-25JI AT28C256(E,F)-25LI AT28C256(E,F)-25PI AT28C256(E,F)-25UI	28D6 28F 32J 32L 28P6 28U	Industrial (-40°C to 85°C)	
250	80	0.3	AT28C256(E,F)-25DM AT28C256(E,F)-25FM AT28C256(E,F)-25LM AT28C256(E,F)-25UM	28D6 28F 32L 28U	Military (-55°C to 125°C)	
		·	AT28C256(E,F)-25DM/883 AT28C256(E,F)-25FM/883 AT28C256(E,F)-25LM/883 AT28C256(E,F)-25UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
300	80	0.3	AT28C256(E,F)-30DM/883 AT28C256(E,F)-30FM/883 AT28C256(E,F)-30LM/883 AT28C256(E,F)-30UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
350	80	0.3	AT28C256(E,F)-35DM/883 AT28C256(E,F)-35FM/883 AT28C256(E,F)-35LM/883 AT28C256(E,F)-35UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
150	80	0.35	5962-88525 07 UX 5962-88525 07 XX 5962-88525 07 YX 5962-88525 07 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
	ļ		5962-88525 06 UX 5962-88525 06 XX 5962-88525 06 YX 5962-88525 06 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
200	80	0.35	5962-88525 04 UX 5962-88525 04 XX 5962-88525 04 YX 5962-88525 04 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
250	80	0.35	5962-88525 03 UX 5962-88525 03 XX 5962-88525 03 YX 5962-88525 03 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
			5962-88525 05 UX 5962-88525 05 XX 5962-88525 05 YX 5962-88525 05 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
300	80	0.35	5962-88525 02 UX 5962-88525 02 XX 5962-88525 02 YX 5962-88525 02 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	





## **Ordering Information**

tacc (ns)	Icc (mA)		Oudering Code	Deal	0
	) Active Standby		Ordering Code	Package	Operation Range
350	80	0.35	5962-88525 01 UX 5962-88525 01 XX 5962-88525 01 YX 5962-88525 01 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)

	Package Type			
28D6	28 Lead, 0.600* Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)			
28F	28 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)			
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)			
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
28U	28 Pin, Ceramic Pin Grid Array (PGA)			
W	Die			
	Options			
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms			
E	High Endurance Option: Endurance = 100K Write Cycles			
F	Fast Write Option: Write Time = 3 ms	-		

AT28C256 -----