

A Schlumberger Company

93422.

# 93422 256 x 4-Bit Static Random Access Memory

93422F

Memory and High Speed Logic

#### Description

The 93422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

- Commercial Address Access Time 93422 — 45 ns Max 93422A — 35 ns Max
- Military Address Access Time 93422 — 60 ns Max 93422A — 45 ns Max
- Fully TTL Compatible
- Features Three State Outputs
- Power Dissipation 0.46 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Address Inputs


# Pin Names

n n	Data Inc. da
D <sub>0</sub> -D <sub>3</sub>	Data Inputs
CS <sub>1</sub>	Chip Select Input (Active LOW)
CS <sub>2</sub>	Chip Select Input (Active HIGH)
WE	Write Enable Input (Active LOW)
ŌĒ	Output Enable Input (Active LOW)


**Data Outputs** 

# Logic Symbol


 $O_0 - O_3$ 




# Connection Diagrams 22-Pin DIP (Top View)



# 24-Pin Flatpak (Top View)




### 24-Pin Leadless Chip Carrier (Top View)



4

# Logic Diagram



#### **Functional Description**

The 93422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A<sub>0</sub> through A<sub>7</sub>.

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{WE}$ ) input. When  $\overline{WE}$  is

held LOW and the chip is selected, the data at  $D_0-D_3$  is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the chip selected. Non-inverted data is then presented at the outputs  $(O_0-O_3)$ .

The 93422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

#### **Truth Table**

	Ing	outs		Outputs	
ŌĒ	<del>CS₁</del>	CS <sub>2</sub>	WE	3-State	Mode
Х	н	Х	х	HIGH Z	Not Selected
X	X	L	×	HIGH Z	Not Selected
L	L	Н	Н	D <sub>OUT</sub>	READ
X	L	Н	L	HIGH Z	WRITE
Н	X	×	Х	HIGH Z	Output Disabled

H = HIGH Voltage Level (2.4 V) L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

High Z = High-Impedance

# DC Performance Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
VoL	Output LOW Voltage		0.3	0.45	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA	
VIH	Input HIGH Voltage	2.1	1.6		٧	Guaranteed Input HIGH Voltage for All Inputs 5	
ViL	Input LOW Voltage		1.5	08	٧	Guaranteed Input LOW Voltage for All Inputs <sup>5</sup>	
Vон	Output HIGH Voltage	2.4			V	Vcc = Min, I <sub>OH</sub> = -5.2 mA	
fil.	Input LOW Current		-150	-300	μΑ	V <sub>CC</sub> = Max. V <sub>IN</sub> = 0.4 V	
T <sub>IH</sub>	Input HIGH Current		1.0	40	μА	V <sub>CC</sub> = Max, V <sub>IN</sub> = 4.5 V	
I <sub>IHB</sub>	Input Breakdown Current			1.0	mA	VCC = Max, VIN = VCC	
Vic	Input Diode Clamp Voltage		-1.0	-1.5	٧	Vcc = Max, I <sub>IN</sub> = -10 mA	
l <sub>OZH</sub> l <sub>OZL</sub>	Output Current (HIGH Z)			50 -50	μΑ	VCC = Max, VOUT = 2.4 V VCC = Max, VOUT = 0.5 V	
los	Output Current Short Circuit to Ground	-10		-70	mA	Vcc = Max, Note 3	
lcc	Power Supply Current			120 130	mA	Commercial Military	V <sub>CC</sub> = Max All Inputs GND All Outputs Oper

#### Notes

- 1. Typical values are at  $V_{CC}=5\,0$  V  $\,T_{C}=+25^{o}\,C$  and maximum loading.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern
- 3 Short circuit to ground not to exceed one second.
- 4  $t_W$  measured at  $t_{WSA}$  = Min.  $t_{WSA}$  measured at  $t_W$  = Min.
- 5. Static condition only

Commercial

AC Performance Characteristics:  $V_{CC} = 5.0 \text{ V} \pm 5\%$ , GND = 0 V,  $T_C = 0^{\circ} \text{C}$  to  $+75^{\circ} \text{C}$ 

		A Std		td			
Symbol	Characteristic	Min	Max	Min	Мах	Unit	Condition
tacs tzrcs taos tzros taa	Read Timing Chip Select Access Time Chip Select to HIGH Z Output Enable Access Time Output Enable to HIGH Z Address Access Time <sup>2</sup>		30 30 30 30 30 35		30 30 30 30 45	ns ns ns ns	Figures 3a, 3b. 3c
tw twsd twhd twsa twha twscs twhcs tzws twn	Write Timing Write Pulse Width to Guarantee Writing 4 Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write 4 Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time	25 5 5 5 5 5 5 5	35 35	30 5 5 5 5 5 5	35 40	ns ns ns ns ns ns ns	Figure 4


# Military


AC Performance Characteristics:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ , GND = 0 V,  $T_C = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ 

		A		Std			
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition
tacs tzrcs taos tzros taa	Read Timing Chip Select Access Time Chip Select to HIGH Z Output Enable Access Time Output Enable to HIGH Z Address Access Time <sup>2</sup>		35 35 35 35 45		45 45 45 45 45 60	ns ns ns ns	Figures 3a, 3b, 3c
tw twsd twhd twsa twha twscs twhcs tzws twr	Write Timing Write Pulse Width to Guarantee Writing 4 Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write 4 Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time	35 5 5 5 5 5	40 40	40 5 5 5 5 5 5	45 50	ns ns ns ns ns ns ns	Figure 4

Notes on preceding page

Fig. 1 AC Test Output Load





\*Includes jig and probe capacitance

Note: Load A is used for all production testing.

Fig. 2 AC Test Input Levels






Fig. 3 Read Mode Timing

# a Read Mode Propagation Delay from Address



# 3b Read Mode Propagation Delay from Chip Select



# 3c Read Mode Propagation Delay from Output Enable





Fig. 4 Write Mode Timing CHIP SELECTS CS1, CS2 ADDRESS A0-A7 DATA IN 50%  $D_0 - D_3$ WRITE ENABLE 50% -twsa -twscs twics 0.5 V LOAD B 50% HIGH Z DATA OUTPUTS 00-03 HIGH Z 50% LOAD A 0.5 V Notes

- 1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
- 2 Input voltage levels for worst case AC test are 3.0/0.0 V.

# **Ordering Information**



# Speed Selection

Blank = Standard Speed A = 'A' Grade

# Packages and Outlines (See Section 9)

D = Ceramic DIP

F = Flatpak

L = Leadless Chip Carrier

P = Plastic DIP

#### Temperature Range

C = 0°C to +75°C M = -55°C to +125°C

#### **Optional Processing**

QB = Mil Std 883

Method 5004 and 5005, Level B QR = Commercial Device with

160 Hour Burn In or Equivalent