

FEATURES

- 64K x 16 organization(MX27C1024, JEDEC pin out)
- 128K x 8 or 64K x 16 organization(MX27C1100, ROM pin out compatible)
- +12.5V programming voltage
- Fast access time: 55/70/85/100/120/150 ns
- Totally static operation

- Completely TTL compatible
- Operating current: 40mA
- Standby current: 100μA
- Package type:
 - 40 pin ceramic DIP
 - 40 pin plastic DIP
 - 40 pin plastic SOP
 - 44 pin PLCC
 - 40pin 10 x 14mm TSOP(I)

GENERAL DESCRIPTION


The MX27C1024 is a 5V only, 1M-bit, ultraviolet Erasable Programmable Read Only Memory. It is organized as 64K words by 16 bits per word(MX27C1024), 128K x 8 or 64K x 16(MX27C1100), operates from a single + 5 volt supply, has a static standby mode, and features fast single address location programming. All programming signals are TTL levels, requiring a single pulse. For programming

outside from the system, existing EPROM programmers may be used. The MX27C1100/1024 supports a intelligent quick pulse programming algorithm which can result in programming times of less than thirty seconds.


This EPROM is packaged in industry standard 40 pin dual-in-line ceramic packages or 40 pin plastic packages.

PIN CONFIGURATIONS

CDIP/PDIP/SOP(MX27C1100)




BLOCK DIAGRAM (MX27C1100)




PIN CONFIGURATIONS


CDIP/PDIP/SOP(MX27C1024)




PLCC(MX27C1024)



BLOCK DIAGRAM (MX27C1024)



10 x 14mm TSOP(I)



5688882 0000858 014

PIN DESCRIPTION(MX27C1100)

SYMBOL	PIN NAME
A0~A15	Address Input
Q0~Q14	Data Input/Output
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
BYTE/VPP	Word/Byte Selection /Program Supply Voltage
Q15/A-1	Q15(Word mode)/LSB addr. (Byte mode)
VCC	Power Supply Pin (+5V)
GND	Ground Pin

PIN DESCRIPTION(MX27C1024)

SYMBOL	PIN NAME
A0~A15	Address Input
Q0~Q15	Data Input/Output
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
PGM	Program Enable Input
VPP	Program Supply Voltage
VCC	Power Supply Pin (+5V)
GND	Ground Pin

TRUTH TABLE OF BYTE FUNCTION(MX27C1100)

BYTE MODE($\overline{BYTE} = \text{GND}$)

\overline{CE}	$\overline{OE}/\overline{OE}$	D15/A-1	MODE	D0-D7	SUPPLY CURRENT	NOTE
H	X	X	Non selected	High Z	Standby(ICC2)	1
L	L/H	X	Non selected	High Z	Operating(ICC1)	1
L	H/L	A-1 input	Selected	DOUT	Operating(ICC1)	1

WORD MODE($\overline{BYTE} = \text{VCC}$)

\overline{CE}	$\overline{OE}/\overline{OE}$	D15/A-1	MODE	D0-D14	SUPPLY CURRENT	NOTE
H	X	High Z	Non selected	High Z	Standby(ICC2)	1
L	L/H	High Z	Non selected	High Z	Operating(ICC1)	1
L	H/L	DOUT	Selected	DOUT	Operating(ICC1)	1

NOTE1: X = H or L

5688882 0000859 T50

FUNCTIONAL DESCRIPTION

THE ERASURE OF THE MX27C1100/1024

The MX27C1100/1024 is erased by exposing the chip to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase a MX27C1100/1024. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000 μW/cm² for 15 to 20 minutes. The MX27C1100/1024 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MX27C1100/1024, and similar devices, will be cleared for all bits of their programmed states with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than that with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MX27C1100/1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

THE PROGRAMMING OF THE MX27C1100/1024

When the MX27C1100/1024 is delivered, or it is erased, the chip has all 1M bits in the "ONE", or HIGH state. "ZEROS" are loaded into the MX27C1100/1024 through the procedure of programming.

The programming mode is entered when $12.5 \pm 0.5V$ is applied to the VPP pin, \overline{OE} is at VIH and \overline{PGM} is at VIL (MX27C1024) and programming mode entered when $12.5 \pm 5V$ is applied to the $\overline{BYTE/VPP}$ pin, \overline{OE} at VIH and \overline{CE} at VIL (MX27C1100).

For programming, the data to be programmed is applied with 16 bits in parallel to the data pins.

The flowchart in Figure 1 shows MXIC's interactive algorithm. Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data is not verified, additional pulses are given until it is verified or the maximum is reached. This process is repeated while sequencing through each address of the

MX27C1100/1024. This part of the algorithm is done at VCC = 6.0V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at VCC = $5V \pm 10\%$.

FAST PROGRAMMING

The device is set up in the fast programming mode when the programming voltage VPP = 12.75V is applied, with VCC = 6.25 V and \overline{PGM} = VIL (or \overline{OE} = VIH) (Algorithm is shown in Figure 2). The programming is achieved by applying a single TTL low level 100μs pulse to the \overline{PGM} input after addresses and data line are stable. If the data is not verified, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the programming mode is completed, the data in all address is verified at VCC = VPP = $5V \pm 10\%$.

PROGRAM INHIBIT MODE

Programming of multiple MX27C1100/1024's in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for \overline{CE} and \overline{OE} , all like inputs of the parallel MX27C1100/1024 may be common. A TTL low-level program pulse applied to an MX27C1100/1024 \overline{CE} input with VPP = $12.5 \pm 0.5 V$ will program the MX27C1100/1024. A high-level \overline{CE} input inhibits the other MX27C1100/1024s from being programmed.

PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determine that they were correctly programmed. The verification should be performed with \overline{OE} and \overline{CE} at VIL, and VPP at its programming voltage.

AUTO IDENTIFY MODE

The auto identify mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and device type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its

corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the MX27C1100/1024.

To activate this mode, the programming equipment must force $12.0 \pm 0.5 \text{ V}$ on address line A9 of the device. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto identify mode.

Byte 0 (A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the MX27C1100/1024, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ15) defined as the parity bit.

READ MODE

The MX27C1100/1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}$'s, assuming that $\overline{\text{CE}}$ has been LOW and addresses have been stable for at least $t_{\text{ACC}} - t_{\text{OE}}$.

WORD-WIDE MODE

With $\overline{\text{BYTE/VPP}}$ at $\text{VCC} \pm 0.2\text{V}$ outputs Q0-7 present data D0-7 and outputs Q8-15 present data D8-15, after $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are appropriately enabled.

BYTE-WIDE MODE

With $\overline{\text{BYTE/VPP}}$ at $\text{GND} \pm 0.2\text{V}$, outputs Q8-15 are tri-stated. If Q15/A-1 = VIH, outputs Q0-7 present data bits D8-15. If Q15/A-1 = VIL, outputs Q0-7 present data bits D0-7.

STANDBY MODE

The MX27C1100/1024 has a CMOS standby mode which reduces the maximum VCC current to $100 \mu\text{A}$. It is placed in CMOS standby when $\overline{\text{CE}}$ is at $\text{VCC} \pm 0.3 \text{ V}$. The MX27C1100/1024 also has a TTL-standby mode which reduces the maximum VCC current to 1.5 mA . It is placed in TTL-standby when $\overline{\text{CE}}$ is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation,
2. Assurance that output bus contention will not occur.

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a $0.1 \mu\text{F}$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a $4.7 \mu\text{F}$ bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE (MX27C1024)

MODE	PINS						OUTPUTS
	\overline{CE}	\overline{OE}	\overline{PGM}	A0	A9	VPP	
Read	VIL	VIL	X	X	X	VCC	DOUT
Output Disable	VIL	VIH	X	X	X	VCC	High Z
Standby (TTL)	VIH	X	X	X	X	VCC	High Z
Standby (CMOS)	VCC \pm 0.3V	X	X	X	X	VCC	High Z
Program	VIL	VIH	VIL	X	X	VPP	DIN
Program Verify	VIL	VIL	VIH	X	X	VPP	DOUT
Program Inhibit	VIH	X	X	X	X	VPP	High Z
Manufacturer Code	VIL	VIL	X	VIL	VH	VCC	00C2H
Device Code	VIL	VIL	X	VIH	VH	VCC	0115H

NOTES: 1. VH = 12.0 V \pm 0.5 V
2. X = Either VIH or VIL(For auto select)

3. A1 - A8 = A10 - A15 = VIL(For auto select)
4. See DC Programming Characteristics for VPP voltage during programming.

MODE SELECT TABLE (MX27C1100)

MODE	NOTES	\overline{CE}	\overline{OE}	A9	A0	Q15/A-1	BYTE/	Q8-14	Q0-7
							VPP(4)		
Read (Word)	1	VIL	VIL	X	X	D15 Out	VCC	D8-14 Out	D0-7 Out
Read (Upper Byte)		VIL	VIL	X	X	VIH	GND	High Z	D8-15 Out
Read (Lower Byte)		VIL	VIL	X	X	VIL	GND	High Z	D0-7 Out
Output Disable		VIL	VIH	X	X	High Z	X	High Z	High Z
Standby		VIH	X	X	X	High Z	X	High Z	High Z
Program	2	VIL	VIH	X	X	D15 In	VPP	D8-14 In	D0-7 In
Program Verify		VIH	VIL	X	X	D15 Out	VPP	D8-14 Out	D0-7 Out
Program Inhibit		VIH	VIH	X	X	High Z	VPP	High Z	High Z
Manufacturer Code	2,3	VIL	VIL	VH	VIL	0B	VCC	00H	C2H
Device Code		VIL	VIL	VH	VIH	0B	VCC	01H	12H

NOTES: 1. X can be VIL or VIH.
2. See DC Programming Characteristics for VPP voltages.

3. A1 - A8, A10 - A15 = VIL, A9 = VH = 12.0V \pm 0.5V
4. BYTE/VPP is intended for operation under DC Voltage conditions only.

5688882 0000862 545

FIGURE 1. INTERACTIVE PROGRAMMING FLOW CHART








FIGURE 2. FAST PROGRAMMING FLOW CHART



SWITCHING TEST CIRCUITS



SWITCHING TEST WAVEFORMS



ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 125°C
Applied Input Voltage	-0.5V to 7.0V
Applied Output Voltage	-0.5V to VCC + 0.5V
VCC to Ground Potential	-0.5V to 7.0V
A9 & Vpp	-0.5V to 13.5V

NOTICE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

NOTICE:

Specifications contained within the following tables are subject to change.

DC CHARACTERISTICS TA = 0°C to 70°C, VCC = 5V ± 10%
(TA = 0°C to 55°C, VCC = 5V ± 5% for MX27C1100/1024-55)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.4mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	μA	VIN = 0 to 5.5V
ILO	Output Leakage Current	-10	10	μA	VOUT = 0 to 5.5V
ICC3	VCC Power-Down Current		100	μA	CE = VCC ± 0.3V
ICC2	VCC Standby Current		1.5	mA	CE = VIH
ICC1	VCC Active Current		40	mA	CE = VIL, f=5MHz, tout = 0mA
IPP	VPP Supply Current Read		100	μA	CE = OE = VIL, VPP = 5.5V

CAPACITANCE TA = 25°C, f = 1.0 MHz (Sampled only)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance	8	12	pF	VIN = 0V
COUT	Output Capacitance	8	12	pF	VOUT = 0V
CVPP	VPP Capacitance	18	25	pF	VPP = 0V

5688882 0000866 190

AC CHARACTERISTICS TA = 0°C to 70°C, VCC = 5V ± 10%

(TA = 0°C to 55°C, VCC = 5V ± 5% for MX27C1100/1024-55)

SYMBOL	PARAMETER	27C1100/1024-55		27C1100/1024-70		27C1100/1024-85		UNIT	CONDITIONS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
tACC	Address to Output Delay		55		70		85	ns	$\overline{CE} = \overline{OE} = \text{VIL}$
tCE	Chip Enable to Output Delay		55		70		85	ns	$\overline{OE} = \text{VIL}$
tOE	Output Enable to Output Delay		30		35		40	ns	$\overline{CE} = \text{VIL}$
tDF	\overline{OE} High to Output Float, or \overline{CE} High to Output Float	0	20	0	20	0	25	ns	
tOH	Output Hold from Address, \overline{CE} or \overline{OE} which ever occurred first	0		0		0		ns	

AC CHARACTERISTICS TA = 0°C to 70°C, VCC = 5V ± 10%

(TA = 0°C to 55°C, VCC = 5V ± 5% for MX27C1100/1024-55)

SYMBOL	PARAMETER	27C1100/1024-10		27C1100/1024-12		27C1100/1024-15		UNIT	CONDITIONS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
tACC	Address to Output Delay		100		120		150	ns	$\overline{CE} = \overline{OE} = \text{VIL}$
tCE	Chip Enable to Output Delay		100		120		150	ns	$\overline{OE} = \text{VIL}$
tOE	Output Enable to Output Delay		45		50		65	ns	$\overline{CE} = \text{VIL}$
tDF	\overline{OE} High to Output Float, or \overline{CE} High to Output Float	0	30	0	35	0	50	ns	
tOH	Output Hold from Address, \overline{CE} or \overline{OE} which ever occurred first	0		0		0		ns	

AC CHARACTERISTICS(Continued)

SYMBOL	PARAMETER	27C1100-55		27C1100-70		27C1100-85		UNIT	CONDITIONS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
tBHA	BYTE Access Time		55		70		85	ns	
tOHB	BYTE Output Hold Time	0		0		0		ns	
tBHZ	BYTE Output Delay Time		70		70		70	ns	
tBLZ	BYTE Output Set Time	10		10		10		ns	

AC CHARACTERISTICS(Continued)

SYMBOL	PARAMETER	27C1100-10		27C1100-12		27C1100-15		UNIT	CONDITIONS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
tBHA	BYTE Access Time		100		120		150	ns	
tOHB	BYTE Output Hold Time	0		0		0		ns	
tBHZ	BYTE Output Delay Time		70		70		70	ns	
tBLZ	BYTE Output Set Time	10		10		10		ns	

5688882 0000867 027

DC PROGRAMMING CHARACTERISTICS TA = 25°C ± 5°C


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.40mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	μA	VIN = 0 to 5.5V
VH	A9 Auto Select Voltage	11.5	12.5	V	
ICC3	VCC Supply Current (Program & Verify)		50	mA	
IPP2	VPP Supply Current(Program)		30	mA	CE = VIL, OE = VIH
VCC1	Interactive Supply Voltage	5.75	6.25	V	
VPP1	Interactive Programming Voltage	12.0	13.0	V	
VCC2	Fast Programming Supply Voltage	6.00	6.50	V	
VPP2	Fast Programming Voltage	12.5	13.0	V	

AC PROGRAMMING CHARACTERISTICS TA = 25°C ± 5°C


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
tAS	Address Setup Time	2.0		μS	
tOES	OE Setup Time	2.0		μS	
tDS	Data Setup Time	2.0		μS	
tAH	Address Hold Time	0		μS	
tDH	Data Hold Time	2.0		μS	
tDFP	CE to Output Float Delay	0	130	nS	
tVPS	VPP Setup Time	2.0		μS	
tPW	CE Program Pulse Width	<i>Fast</i>	95	105	μS
		<i>Interactive</i>	0.95	1.05	mS
tOPW	CE Overprogram Pulse(Interactive)	1.95	2.05	mS	
tVCS	VCC Setup Time	2.0		μS	
tDV	Data Valid from CE		250	nS	
tCES	CE Setup Time	2.0		μS	
tOE	Data valid from OE		150	nS	

WAVEFORMS(MX27C1024)

READ CYCLE




INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS




5688882 0000869 9TT

WAVEFORMS(MX27C1100)

PROPAGATION DELAY FROM CHIP ENABLE(ADDRESS VALID)



INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS



ORDER INFORMATION
PLASTIC PACKAGE

PART NO.	ACCESS TIME (ns)	OPERATING CURRENT MAX.(mA)	STANDBY CURRENT MAX.(μA)	PACKAGE
MX27C1100PC-55	55	40	100	40 Pin DIP(ROM pin out)
MX27C1100PC-70	70	40	100	40 Pin DIP(ROM pin out)
MX27C1100PC-85	85	40	100	40 Pin DIP(ROM pin out)
MX27C1100PC-10	100	40	100	40 Pin DIP(ROM pin out)
MX27C1100PC-12	120	40	100	40 Pin DIP(ROM pin out)
MX27C1100PC-15	150	40	100	40 Pin DIP(ROM pin out)
MX27C1100MC-55	55	40	100	40 Pin SOP
MX27C1100MC-70	70	40	100	40 Pin SOP
MX27C1100MC-85	85	40	100	40 Pin SOP
MX27C1100MC-10	100	40	100	40 Pin SOP
MX27C1100MC-12	120	40	100	40 Pin SOP
MX27C1100MC-15	150	40	100	40 Pin SOP
MX27C1024PC-55	55	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024PC-70	70	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024PC-85	85	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024PC-10	100	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024PC-12	120	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024PC-15	150	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024QC-55	55	40	100	44 Pin PLCC
MX27C1024QC-70	70	40	100	44 Pin PLCC
MX27C1024QC-85	85	40	100	44 Pin PLCC
MX27C1024QC-10	100	40	100	44 Pin PLCC
MX27C1024QC-12	120	40	100	44 Pin PLCC
MX27C1024QC-15	150	40	100	44 Pin PLCC
MX27C1024MC-55	55	40	100	40 Pin SOP
MX27C1024MC-70	70	40	100	40 Pin SOP
MX27C1024MC-85	85	40	100	40 Pin SOP
MX27C1024MC-10	100	40	100	40 Pin SOP
MX27C1024MC-12	120	40	100	40 Pin SOP
MX27C1024MC-15	150	40	100	40 Pin SOP
MX27C1024TC-55	55	40	100	40 Pin TSOP(I)
MX27C1024TC-70	70	40	100	40 Pin TSOP(I)
MX27C1024TC-85	85	40	100	40 Pin TSOP(I)
MX27C1024TC-10	100	40	100	40 Pin TSOP(I)
MX27C1024TC-12	120	40	100	40 Pin TSOP(I)
MX27C1024TC-15	150	40	100	40 Pin TSOP(I)

5688882 0000871 558

ORDERING INFORMATION**CERAMIC PACKAGE**

PART NO.	ACCESS TIME (ns)	OPERATING CURRENT MAX.(mA)	STANDBY CURRENT MAX.(μA)	PACKAGE
MX27C1100DC-55	55	40	100	40 Pin DIP(ROM pin out)
MX27C1100DC-70	70	40	100	40 Pin DIP(ROM pin out)
MX27C1100DC-85	85	40	100	40 Pin DIP(ROM pin out)
MX27C1100DC-100	100	40	100	40 Pin DIP(ROM pin out)
MX27C1100DC-120	120	40	100	40 Pin DIP(ROM pin out)
MX27C1100DC-150	150	40	100	40 Pin DIP(ROM pin out)
MX27C1024DC-55	55	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024DC-70	70	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024DC-85	85	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024DC-100	100	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024DC-120	120	40	100	40 Pin DIP(JEDEC pin out)
MX27C1024DC-150	150	40	100	40 Pin DIP(JEDEC pin out)

Revision History

Revision No.	Description
3.0	Revise speed grade from 70/90/120/150ns to 55/70/85/100/120/150ns. Add 40 pin SOP package type.