

Document No.	853-1097
ECN No.	97708
Date of issue	September 22, 1989
Status	Product Specification
FAST Products	

FAST 74F2952, 74F2953 Transceivers

74F2952 Registered Transceiver, Non-Inverting (3-State)

74F2953 Registered Transceiver, Inverting (3-State)

FEATURES

- 8-bit Registered Transceivers
- Two 8-bit, back-to-back registers store data moving in both directions between two bidirectional busses
- Separate Clock, Clock Enable and 3-state Enable provided for each register
- 'F2952 Non-Inverting
'F2953 Inverting
- AM2952/2953 functional equivalent
- A outputs sink 24mA and source 3mA
- B outputs sink 64mA and source 15mA
- 300 mil wide 24-pin Slim DIP package

DESCRIPTION

The 74F2952 and 74F2953 are 8-bit Registered Transceivers. Two 8-bit back to back registers store data flowing in both directions between two bi-directional busses. Data applied to the inputs is entered and stored on the rising edge of the Clock (CPXX) provided that the Clock Enable ($\overline{CEXX}$) is Low. The data is then present at the 3-state output buffers, but is only accessible when the Output Enable ($\overline{OEXX}$) is Low. Data flow from A inputs to B outputs is the same as for B inputs to A outputs.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F2952	160MHz	105mA
74F2953	160MHz	105mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
24-Pin Plastic Slim DIP (300mil)	N74F2952N, N74F2953N
24-Pin Plastic SOL ¹	N74F2952D, N74F2953D
28-Pin Plastic PLCC	N74F2952A, N74F2953A

NOTE:

1. Thermal mounting techniques are recommended. See SMD Process Applications (page 17) for a discussion of thermal consideration for surface mounted devices.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$A_0 - A_7$	Port A, 3-state inputs	3.5/1.0	70 μ A/0.6mA
$B_0 - B_7$	Port B, 3-state inputs	3.5/1.0	70 μ A/0.6mA
CPAB, CPBA	Clock inputs	1.0/1.0	20 μ A/0.6mA
$\overline{CEAB}, \overline{CEBA}$	Clock Enable inputs	1.0/1.0	20 μ A/0.6mA
$\overline{OEAB}, \overline{OEBA}$	Output Enable inputs	1.0/1.0	20 μ A/0.6mA
$A_0 - A_7$	Port A, 3-state outputs	150/40	3.0mA/24mA
$B_0 - B_7$	Port B, 3-state outputs	750/106.7	15mA/64mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.


Registered Transceivers

FAST 74F2952, 74F2953


PIN CONFIGURATION DIP




PIN CONFIGURATION PLCC




LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




FAST 74F2952, 74F2953

V_{CC} = Pin 24
 GND = Pin 12

Registered Transceivers

FAST 74F2952, 74F2953

LOGIC DIAGRAM for F2953



Registered Transceivers

FAST 74F2952, 74F2953

FUNCTION TABLE for Register A_n or B_n

INPUTS			INTERNAL Q	OPERATING MODE
A _n or B _n	CPXX	CEXX		
X	X	H	NC	Hold data
L	↑	L	L	Load data
H	↑	L	H	

H= High voltage level

L= Low voltage level

↑ =Low-to-High transition

X=Don't care

XX=AB or BA

NC=No change

FUNCTION TABLE for Output Enable

INPUTS		INTERNAL Q	A _n or B _n OUTPUTS		OPERATING MODE
OE _{XX}			F2952	F2953	
H	X	X	Z	Z	Disable outputs
L	L	L	L	H	Enable outputs
L	H	H	H	L	

H= High voltage level

L= Low voltage level

X=Don't care

XX=AB or BA

Z =High impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current		-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state		-0.5 to +5.5	V
I _{OUT}	Current applied to output in Low output state	A ₀ -A ₇	48	mA
		B ₀ -B ₇	128	mA
T _A	Operating free-air temperature range		0 to +70	°C
T _{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS			UNIT
			Min	Nom	Max	
V _{CC}	Supply voltage		4.5	5.0	5.5	V
V _{IH}	High-level input voltage		2.0			V
V _{IL}	Low-level input voltage				0.8	V
I _{IK}	Input clamp current				-18	mA
I _{OH}	High-level output current	A ₀ -A ₇			-3	mA
		B ₀ -B ₇			-15	mA
I _{OL}	Low-level output current	A ₀ -A ₇			24	mA
		B ₀ -B ₇			64	mA
T _A	Operating free-air temperature range		0		70	°C

Registered Transceivers

FAST 74F2952, 74F2953

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT
						Min	Typ ²	Max	
V _{OH}	High-level output voltage	A ₀ -A ₇	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = -3mA	±10%V _{CC}	2.4			V
					±5%V _{CC}	2.7	3.3		V
		B ₀ -B ₇		I _{OH} = -15mA	±10%V _{CC}	2.0			V
					±5%V _{CC}	2.0			V
V _{OL}	Low-level output voltage	A ₀ -A ₇	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 24mA	±10%V _{CC}		0.35	0.50	V
					±5%V _{CC}		0.35	0.50	V
		B ₀ -B ₇		I _{OL} = 48mA	±10%V _{CC}		0.38	0.55	V
					I _{OL} = 64mA	±5%V _{CC}		0.42	0.55
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	V
I _I	Input current at maximum input voltage	CPAB, CPBA, OEAB, OEBA, CEAB, CEBA	V _{CC} = 5.5V, V _I = 7.0V					100	μA
		A ₀ -A ₇ , B ₀ -B ₇	V _{CC} = 5.5V, V _I = 5.5V					1	mA
I _{IH}	High-level input current	CPAB, CPBA, OEAB, OEBA, CEAB, CEBA	V _{CC} = MAX, V _I = 2.7V					20	μA
I _{IL}	Low-level input current		V _{CC} = MAX, V _I = 0.5V					-0.6	mA
I _{IH} +I _{OZH}	Off-state output current High-level voltage applied	A ₀ -A ₇ , B ₀ -B ₇	V _{CC} = MAX, V _O = 2.7V					70	μA
I _{IL} +I _{OZL}	Off-state output current Low-level voltage applied	A ₀ -A ₇ , B ₀ -B ₇	V _{CC} = MAX, V _O = 0.5V					-600	μA
I _{OS}	Short-circuit output current ³	A ₀ -A ₇	V _{CC} = MAX, V _O = 0.00V			-60		-150	mA
		B ₀ -B ₇				-100		-225	mA
I _{CC}	Supply current (total)	I _{CCH}	V _{CC} = MAX				90	140	mA
		I _{CCL}					120	175	mA
		I _{CCZ}					105	155	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Registered Transceivers

FAST 74F2952, 74F2953

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^{\circ}\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
f_{MAX}	Maximum clock frequency	Waveform 1	145	160		135		MHz
t_{PLH} t_{PHL}	Propagation delay CPBA or CPAB to A_n or B_n	Waveform 1	3.0 3.5	5.0 6.0	7.5 8.5	2.5 3.5	8.0 9.0	ns
t_{PZH} t_{PZH}	Output Enable time $\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$ to A_n or B_n	Waveform 3 Waveform 4	2.0 3.5	4.5 6.0	7.0 9.5	2.0 3.0	8.0 10.0	ns
t_{PHZ} t_{PLZ}	Output Disable time $\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$ to A_n or B_n	Waveform 3 Waveform 4	2.0 1.5	4.0 3.5	8.0 6.5	1.5 1.0	9.0 7.0	ns


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER		TEST CONDITION	LIMITS					UNIT
				$T_A = +25^{\circ}\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
				Min	Typ	Max	Min	Max	
$t_s(\text{H})$ $t_s(\text{L})$	Setup time, High or Low A_n or B_n to CPAB or CPBA	'F2952	Waveform 2	4.5 3.5			5.0 4.0		ns
$t_s(\text{H})$ $t_s(\text{L})$	Setup time, High or Low A_n or B_n to CPAB or CPBA	'F2953	Waveform 2	4.0 3.5			4.0 4.0		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time, High or Low A_n or B_n to CPAB or CPBA		Waveform 2	0.0 0.0			0.0 0.0		ns
$t_s(\text{H})$ $t_s(\text{L})$	Setup time, High or Low $\overline{\text{CEAB}}, \overline{\text{CEBA}}$ to CPAB , CPBA		Waveform 2	0.0 4.0			0.0 4.0		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time, High or Low $\overline{\text{CEAB}}, \overline{\text{CEBA}}$ to CPAB , CPBA		Waveform 2	2.5 2.5			2.5 3.0		ns
$t_w(\text{H})$ $t_w(\text{L})$	CPAB or CPBA Pulse width, High or Low		Waveform 1	3.0 3.5			3.0 3.5		ns

Registered Transceivers


FAST 74F2952, 74F2953

AC WAVEFORMS


 NOTE: For all waveforms, $V_M = 1.5V$.

The shaded area indicate when the input is permitted to change for predictable output

TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs


SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open

DEFINITIONS

 R_L = Load resistor; see AC CHARACTERISTICS for value.

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

 $V_M = 1.5V$

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_{TLH}	t_{THL}
74F	3.0V	1MHz	500ns	2.5ns	2.5ns