



# DS1077

## EconOscillator/Divider

[www.dalsemi.com](http://www.dalsemi.com)

### FEATURES

- Processor controlled or standalone solid-state oscillator
- Frequency changes on the fly
- Dual, low-jitter, synchronous fixed frequency outputs
- 2-wire serial interface
- Frequency outputs 8KHz - 133MHz
- +/-1% variation over temperature and voltage
- +/-0.5% Initial tolerance
- Non-volatile frequency settings
- Single 5-V supply
- No external components
- Power down mode
- Synchronous output gating

### STANDARD FREQUENCY OPTION

Note: X denotes package option

DS1077X-133	133.333MHz	–	16.2kHz
DS1077X-125	125.000MHz	–	15.2kHz
DS1077X-120	120.000MHz	–	14.6kHz
DS1077X-100	100.000MHz	–	12.2kHz
DS1077X-66	66.666MHz	–	8.0kHz

### DESCRIPTION


The DS1077 is a dual output, programmable, fixed frequency oscillator requiring no external components for operation. The DS1077 can be used as a processor-controlled frequency synthesizer or as a standalone oscillator. The two synchronous output operating frequencies are user adjustable in sub multiples of the matter frequency through the use of two on-chip programmable prescalers and a divider. The specific output frequencies chosen are stored in non-volatile (EEPROM) memory. The DS1077 defaults to these values on powerup.

The DS1077 features a 2-wire serial interface that allows in-circuit-on-the-fly programming of the programmable prescalers (P0 & P1) and divider (N) with the desired values being stored in non-volatile (EEPROM) memory. Design changes can be accommodated in-circuit-on-the-fly by simply programming different values into the device (or reprogramming previously programmed devices). Alternatively, for fixed frequency applications previously programmed devices can be used and no connection to the serial interface is required.

Pre-programmed devices can be ordered in customer requested frequencies.

The DS1077 is available in 8-pin, SOIC or uSOP packages, allowing the generation of a clock signal easily, economically and using minimal board area. Chip scale packaging is also available on request.

### PIN ASSIGNMENTS



8-pin & 150 mil SOIC

118 mil uSOP package

### PIN DESCRIPTION


OUT1	Main Oscillator Output
OUT0	Reference Output
VDD	Power Supply Voltage
GND	Ground
CTRL1	Control Pin for OUT1
CTRL0	Control Pin for OUT0
SDA	2-Wire Serial Data Input/Output
SCL	2-Wire Serial Clock

### ODERING INFORMATION

Note: XXX denotes frequency option

DS1077Z-XXX	8 pin 150mil SOIC
DS1077U-XXX	8 pin 118mil uSOP

BLOCK DIAGRAM 1077 Figure1



## OVERVIEW

A block diagram of the DS1077 is shown in Figure 1. The DS1077 consists of four major components:

Internal Master Oscillator	Prescalers
Programmable Divider	Control Registers

The Internal Oscillator is factory trimmed to provide a master frequency (Master Clk) that can be routed directly to the outputs (OUT0 & OUT1) or through separate PRESCALERS (P0 & P1). OUT1 can also be routed through an additional DIVIDER (N).

The Prescaler (P0) divides the Master Clock by 1,2,4, or 8 to be routed directly to the OUT0 pin.

The Prescaler (P1) divides the Master Clock by 1,2,4, or 8 that can be routed directly to the OUT1 pin or to the Divider (N) input, which is then routed to the OUT1 pin.

The Programmable Divider (N) divides the Prescaler Output (P1) by any number selected between 2 and 1025 to provide the Main Output (OUT1) or it can be bypassed altogether by use of the DIV1 register bit. The value of N is stored in the N register.

The Control Registers are user-programmable through a 2-wire serial interface to determine operating frequency (values of P0, P1 & N) and modes of operation. The register values are stored in EEPROM and therefore only need to be programmed to alter frequencies and operating modes.

## PIN DESCRIPTIONS

**OUTPUT 1 (OUT1)** This pin is the main oscillator output; its frequency is determined by the control register settings for the prescaler P1 (mode bits 1M1 & 1M0) and divider N (DIV WORD).

**OUTPUT 0 (OUT0)** A reference output, OUT0, is taken from the output of the reference select mux. Its frequency is determined by the control register settings for CTRL0 and values of Prescaler P0 (mode bits 0M1 & 0M0). (Refer to Table 1)

**CONTROL PIN 0 (CTRL0)** A multi-functional input pin that can be selected as a MUX SELECT, OUTPUT ENABLE and/or a POWER DOWN. Its function is determined by the user-programmable control register values EN0, SEL0 and PDN0. (Refer to Table 1)

**Table 1**

EN0 (BIT)	SEL0 (BIT)	PDN0 (BIT)	CTRL0 (PIN)	OUT0 (PIN)	CTRL0 FUNCTION	DEVICE MODE
0	0	0	1	Hi-Z	POWER * DOWN	POWER DOWN
			0	Hi-Z		ACTIVE
0	1	0	1	Master Clk/M	MUX SELECT	ACTIVE
			0	Master Clk		
1	0	0	1	Hi-Z	OUTPUT ENABLE	ACTIVE
			0	Master Clk		
1	1	0	1	Hi-Z	OUTPUT ENABLE	ACTIVE**
			0	Master Clk/M		
X	0	1	1	Hi-Z	POWER DOWN	POWER DOWN
			0	Master Clk		ACTIVE
X	1	1	1	Hi-Z	POWER DOWN	POWER DOWN
			0	Master Clk/M		ACTIVE

\*This mode is for applications where OUT0 is not used, but CTRL0 is used as a device shutdown

\*\*Default Condition

**CONTROL PIN 1 (CTRL1)** A multi-functional input pin that can be selected as a OUTPUT ENABLE and/or a POWER DOWN. Its function is determined by the user-programmable control register value of PDN1. (Refer to Table 2)

**Table 2**

PDN1 (bit)	CTRL1 (pin)	CTRL1 Function	OUT 1	DEVICE MODE
0	0	Output Enable	OUT CLK	ACTIVE **
0	1	Output Enable	Hi-Z	ACTIVE **
1	0	Power Down	OUT CLK	ACTIVE
1	1	Power Down	Hi-Z	POWER DOWN

\*\*Default Condition

**Note:**

Both CTRL0 and CTRL1 can be configured as power downs, they are internally “OR” connected so that either of the control pins may be used to provide a power down function for the whole device, subject to appropriate settings of the PDN0 and PDN1 register bits. (Refer to Table 3)



**EN0 (bit)****(Default EN0=1)**

If EN0=1 and PDN0= 0 the CTRL0 pin functions as an Output Enable for OUT0, the frequency of the output being determined by the SEL0 bit.

If PDN0=1, the EN0 bit is ignored, CTRL0 will function as a power down, output OUT0 will always be enabled on power up, its frequency being determined by the SEL0 bit.

If EN0= 0 the function of CTRL0 is determined by the SEL0 and PDN0 bits

(Refer to Table 1)

**SEL0****(Default SEL0=1)**

If SEL0=1 and EN0=PDN0=0 the CTRL0 pin determines the state of the MUX, (i.e., the output frequency of OUT0)

If CTRL0=0 the output will be the Master clock frequency

If CTRL0=1 the output will be the output frequency of the M prescaler

If either EN0 or PDN0 = 1 then SEL0 determines the frequency of OUT0 when it is enabled.

If SEL0=0 the output will be the Master clock frequency

If SEL0=1 the output will be the output frequency of the M prescaler

(Refer to Table 1)

**PDN0****(Default PDN=0)**

This bit (if set to 1) causes CTRL0 to perform a power down function, regardless of the setting of the other bits

If PDN0=0 the function of CTRL0 is determined by the values of EN0 and SEL0

**Note:** When EN0=SEL0=PDN0=0, CTRL0 also functions as a power down. This is a special case where all the OUT0 circuitry is disabled even when the device is powered up for power to saving when OUT0 is not used. (Refer Table 1)

**PDN1****(Default PDN1=0)**

If PDN1=1, CTRL1 will function as a power down

If PDN=0, CTRL1 functions as an output enable for OUT1 only

(Refer to Table 2)

**Note on Output Enable and Power Down:**

1. Both enables are “smart” and wait for the output to be low before going to Hi-Z
2. Power down sequence first disables both outputs before powering down the device
3. On power up the outputs are disabled until the clock has stabilized ( ~8000 cycles)
4. In power down mode the device can not be programmed
5. A power down command must persist for at least 2 cycles of the lowest output frequency plus 10 microseconds.

**DIV WORD**

msb						lsb				msb						lsb	
n9	n8	n7	n6	n5	n4	n3	n2	n1	n0	X	X	X	X	X	X	X	
first data byte										second data byte							

**N**

These ten bits determine the value of the programmable divider (N). The range of divisor values is from 2 to 1025, and is equal to the programmed value of N plus 2.

(Refer to Table 5)

**Table 5**

Bit Value	Divisor (N)
0 000 000 000 **	2
0 000 000 001	3
-	-
-	-
-	-
-	-
1 111 111 111	1025

\*\*Default Condition

**BUS WORD**

Name	-	-	-	B	WC	A2	A1	A0
Factory Default	0*	0*	0*	0*	0	0	0	0

\*These bits are reserved and must be set to "0" zero

**A0,A1,A2****(Default Setting = 000)**

These are the device select bits which determine the address of the device.

**WC****(Default Setting WC=0)**

This bit determines when/if the EEPROM is written to after register contents have been changed.

If WC = 0 the EEPROM is written automatically after a write register command.

If WC = 1 the EEPROM is only written when the "WRITE" command is issued.

Regardless of the value of the WC bit the value of the BUS Register (A0,A1,A2) is always written immediately to the EEPROM.

**2-WIRE SERIAL DATA BUS**

The DS1077 supports a bi-directional two-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a "master". The devices that are controlled by the master are "slaves". The bus must be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS1077 operates as a slave on the two-wire bus. Connections to the bus are made via the open-drain I/O lines SDA\* and SCL. A pullup resistor (5K) is connected to SDA

The following bus protocol has been defined (See Figure 2):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high will be interpreted as control signals.

---

Accordingly, the following bus conditions have been defined:

**Bus not busy:** Both data and clock lines remain HIGH.

**Start data transfer:** A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

**Stop data transfer:** A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

**Data valid:** The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

Within the bus specifications a regular mode (100kHz clock rate) and a fast mode (400kHz clock rate) are defined. The DS1077 works in both modes.

**Acknowledge:** Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. When the DS1077 EEPROM is being written to, it will not be able to perform additional responses. In this case, the slave DS1077 will send a not acknowledge to any data transfer request made by the master. It will resume normal operation when the EEPROM operation is complete.

A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

## DATA TRANSFER ON 2-WIRE SERIAL BUS (Figure 2)




Figure 2 details how data transfer is accomplished on the two-wire bus. Depending upon the state of the R/W\* bit, two types of data transfer are possible:

- 1. Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
- 2. Data transfer from a slave transmitter to a master receiver.** The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a 'not acknowledge' is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The DS1077 may operate in the following two modes:


- 1. Slave receiver mode:** Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- 2. Slave transmitter mode:** The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1077 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

---


## SLAVE ADDRESS

A control byte is the first byte received following the START condition from the master device. The control byte consists of a four bit control code; for the DS1077, this is set as 1011 binary for read and write operations. The next three bits of the control byte are the device select bits (A2, A1, A0) and can be written to the EEPROM. They are used by the master device to select which of eight devices are to be accessed. The select bits are in effect the three least significant bits of the slave address. The last bit of the control byte (R/W\*) defines the operation to be performed. When set to a one a read operation is selected, and when set to a zero a write operation is selected. Following the START condition, the DS1077 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving the 1011 code (changeable with one Mask) and appropriate device select bits, the slave device outputs an acknowledge signal on the SDA line.

2-WIRE SERIAL COMMUNICATION WITH DS1077 Figure 3



2-WIRE SERIAL COMMUNICATION WITH DS1077 Figure 3 (con't)



## COMMAND SET

Data and control information is read from and written to the DS1077 in the format shown in Figure 3. To write to the DS1077, the master will issue the slave address of the DS1077 and the R/W bit will be set to 0. After receiving an acknowledge, the bus master provides a command protocol. After receiving this protocol, the DS1077 will issue an acknowledge, and then the master may send data to the DS1077. If the DS1077 is to be read, the master must send the command protocol as before, and then issue a repeat START condition and then the control byte again, this time with the R/W bit set to 1 to allow reading of the data from the DS1077.

The command set for the DS1077 is as follows:

### Access DIV [01]

If R/W is 0, this command writes to the DIV register. After issuing this command, the next data byte value is to be written into the DIV register.

If R/W\* is 1, the next data byte read is the value stored in the DIV register.

### Access MUX [02]

If R/W is 0, this command writes to the MUX register. After issuing this command, the next data byte value is to be written into the MUX register.

If R/W\* is 1, the next data byte read is the value stored in the MUX register.

### Access BUS [0D]

If R/W is 0, this command writes to the BUS register. After issuing this command, the next data byte value is to be written into the BUS register.

If R/W\* is 1, the next data byte read is the value stored in the BUS register.

### Write E2 [3F]

If WC=0 the EEPROM is automatically written to at the end of each command, this is a DEFAULT condition. In this case the command "WRITE E2" is not needed

If WC=1, the EEPROM is only written when the "WRITE E2" command is issued. On receipt of the "WRITE E2" command the contents of the DIV and MUX registers are written into the EEPROM, thus locking in the register settings.

**EXCEPTION:** The Bus register is always automatically written to EEPROM after a write, regardless of the value of WC

**ABSOLUTE MAXIMUM RATINGS**

Voltage on Any Pin Relative to Ground	-1.0V to 6.0V
Operating Temperature	0°C to 70°C
Storage Temperature	-55°C to 125°C
Soldering Temperature	See J-STD-020A Specifications

**DC ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V±5%)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>		4.75	5	5.25	V	1
High-level Output Voltage (OUT1,OUT0)	V <sub>OH</sub>	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = MIN	2.4			V	
Low-level Output Voltage (OUT1,OUT0)	V <sub>OL</sub>	I <sub>OL</sub> = 4mA,			0.4	V	
High-level Input Voltage (CTRL1,CTRL0,SDA,S DL)	V <sub>IH</sub>		2		V <sub>CC</sub> + 0.5V	V	
Low-level Input Voltage (CTRL1,CTRL0,SDA,S DL)	V <sub>IL</sub>		V <sub>CC</sub> - 0.5V		0.8	V	
High-level Input Current (CTRL1,CTRL0,SDA,S DL)	I <sub>IH</sub>	V <sub>IH</sub> = V <sub>CC</sub> =5.25V			1	uA	
Low-level Input Current (CTRL1,CTRL0,SDA,S DL)	I <sub>IL</sub>	V <sub>CC</sub> = 5.25V, V <sub>IL</sub> = 0	-1			uA	
Supply Current (Active) DS1077-133 DS1077-125 DS1077-120 DS1077-100 DS1077-66	I <sub>CC</sub>	C <sub>L</sub> = 15pF (both outputs)		35	50	mA	
Standby Current (power-down)	I <sub>CCQ</sub>	Power-Down Mode		2	5	uA	

**AC ELECTRICAL CHARACTERISTICS (TA = 0°C to 70°C, VCC = 5V+/-5%)**

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	NOTES
Output Frequency Tolerance	$\Delta f_o$	$V_{CC} = 5V, T_A = 25^\circ C$	-0.5	0	+0.5	%	
Combined freq. Variation	$\Delta f_o$	Over temp & voltage	-1		+1	%	
Output Frequency Min Output Frequency Max	$f_{OUT}$		8.05		133	kHz MHz	2
Power Up Time	$t_{por} + t_{stab}$			0.1	1	ms	5
Enable OUT1 from PDN $\uparrow$	$t_{stab}$			0.1	1	ms	3
Enable OUT0 from PDN $\uparrow$	$t_{stab}$			0.1	1	ms	3
OUT1 Hi-Z from PDN $\downarrow$	$t_{stab}$				1	ms	3
OUT0 Hi-Z from PDN $\downarrow$	$t_{stab}$				1	ms	3
Load Capacitance	$C_L$			15	50	pF	4
Output Duty Cycle (OUT1,OUT0)			40		60	%	

**AC ELECTRICAL CHARACTERISTICS: 2-WIRE INTERFACE****(0°C to +70°C, 4.5V ≤ V<sub>DD</sub> ≤ 5.25V)**


PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	NOTES
SCL clock frequency	f <sub>SCL</sub>	Fast Mode			400	kHz	
		Standard Mode			100		
Bus free time between a STOP and START condition	t <sub>BUF</sub>	Fast Mode	1.3			μs	
		Standard Mode	4.7				
Hold time (repeated) START condition.	t <sub>HD:STA</sub>	Fast Mode	0.6			μs	6
		Standard Mode	4.0				
LOW period of SCL	t <sub>LOW</sub>	Fast Mode	1.3			μs	
		Standard Mode	4.7				
HIGH period of SCL	t <sub>HIGH</sub>	Fast Mode	0.6			μs	
		Standard Mode	4.0				
Set-up time for a Repeated START	t <sub>SU:STA</sub>	Fast Mode	0.6			μs	
		Standard Mode	4.7				
Data hold time	t <sub>HD:DAT</sub>	Fast Mode	0		0.9	μs	7,8
		Standard Mode	0				
Data set-up time	t <sub>SU:DAT</sub>	Fast Mode	100			ns	
		Standard Mode	250				
Rise time of both SDA And SCL signals	t <sub>R</sub>	Fast Mode	20+ 0.1C <sub>B</sub>		300	ns	9
		Standard Mode			1000		
Fall time of both SDA And SCL signals	t <sub>F</sub>	Fast Mode	20+ 0.1C <sub>B</sub>		300	ns	9
		Standard Mode					
Set-up time for STOP	t <sub>SU:STO</sub>	Fast Mode	0.6			μs	
		Standard Mode	4.0				
Capacitive load for each bus line	C <sub>b</sub>				400	pF	9
Input Capacitance	C <sub>I</sub>			5		pF	

**NOTES:**

- All voltages are referenced to ground.
- 8.05KHz is obtained from a –66MHz std part
- PDN is a power down signal applied to either CTRL0 or CTRL1 pins as appropriate
- Output voltage swings may be impaired at high frequencies combined with high output loading
- After this period, the first clock pulse is generated.
- A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IH</sub> MIN of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
- The maximum t<sub>HD:DAT</sub> has only to be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.

8. A fast mode device can be used in a standard mode system, but the requirement  $t_{SU:DAT} \geq 250\text{ns}$  must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{R\text{ MAX}} + t_{SU:DAT} = 1000 + 250 = 1250\text{ns}$  before the SCL line is released.
9.  $C_b$  - total capacitance of one bus line in pF.

### TIMING DIAGRAM



### ORDERING INFORMATION

