# HN58V256A Series HN58V257A Series

**Preliminary** 

32768-word x 8-bit Electrically Erasable and Programmable CMOS ROM

# **HITACHI**

Rev. 0.0 Mar. 15, 1995

The Hitachi HN58V256A and HN58V257A are a electrically erasable and programmable EEPROM's organized as 32768-word × 8-bit. Employing advanced MNOS memory technology and CMOS process and circuitry technology. They also have a 64-byte page programming function to make their write operations faster.

#### **Features**

- Single 2.7 to 5.5 V supply
- On-chip latches: address, data, CE, OE, WE
- Automatic byte write: 10 ms max
- Automatic page write (64 bytes): 10 ms max
- Fast access time: 120 ns max
- Low power dissipation: 20 mW/MHz, typ (active)

110 μW max (standby)

- Ready/Busy (+)\*1
- Data polling and Toggle bit
- · Data protection circuit on power on/off
- · Conforms to JEDEC byte-wide standard
- · Reliable CMOS with MNOS cell technology
- 10<sup>5</sup>erase/write cycles (in page mode)
- 10 years data retention
- · Software data protection
- Write protection by RES pin (\*)\*1

Notes: 1. All through this datasheet, the mark (\*) indicates the function supported by only the HN58V257A series (32 pin package).

Preliminary: This document contains information on a new product. Specifiactions and information contained herein are subject to chang without notice.



ADE-203-357(Z)


# **Ordering Information**

Type No.	Operating Voltage	Temperature Range	Access Time	Package	Compatible Type No.*1
HN58V256AP-12/-15	2.7 to 5.5 V	0 to 70°C	120/150 ns	600 mil 28-pin plastic DIP(DP-28	HN58C256P-20 )
HN58V256AFP-12/-15	2.7 to 5.5V	0 to 70°C	120/150 ns	400 mil 28-pin	HN58C256FP-20
HN58V256AFPI-12/-15	2.7 to 5.5 V	-40 to 85°C		plastic SOP (FP-28D)	HN58C256FPI-20
HN58V256AT-12/-15	2.7 to 5.5 V	0 to 70°C	120/150 ns	28-pin	
HN58V256AT-12SR /-15SR	2.7 to 5.5 V	-20 to 85°C		plastic TSOP (—) <sup>*2</sup>	
HN58V257AT-12/-15	2.7 to 5.5 V	0 to 70°C	120/150 ns	8 × 14 mm 32-pin plastic TSOP	HN58C257T-20 HN58V257T-35
HN58V257AT-12SR /-15SR	2.7 to 5.5 V	-20 to 85°C		(TFP-32DA)	HN58C257T-20SR HN58V257T-35SR

Notes: 1. This type No. can be replaced by the corresponding A-version. (ex. HN58C256P to HN58V256AP)

2. Package type and dimension are under development.

## Pin Arrangement




# Pin Description

Pin name Function		
A0 to A14	Address	
VO0 to VO7	Input/output	
OE	Output enable	_
CE	Chip enable	<del></del>

Pin name	Function				
ME	Write enable				
Vcc	Power (+2.7 - 5.5 V)				
V <sub>SS</sub>	Ground				
RDY/Busy (+)	Ready busy				
RES (+)	Reset				

# **Block Diagram**



## **Mode Selection**

Pin Mode	CE	OE	WE	<b>RES</b> (+)	RDY/Busy (+)	VO
Read	V <sub>IL</sub>	VIL	V <sub>IH</sub>	VH*1	High-Z	Dout
Standby	V <sub>IH</sub>	×*2	×	×	High-Z	High-Z
Write	V <sub>IL</sub>	VIH	VIL	V <sub>H</sub>	High-Z to V <sub>OL</sub>	Din
Deselect	V <sub>IL</sub>	ViH	VIH	V <sub>H</sub>	High-Z	High-Z
Write Inhibit	×	×	VIH	×		_
	×	VIL	×	×	_	_
Data Polling	V <sub>IL</sub>	VIL	V <sub>IH</sub>	V <sub>H</sub>	VOL	Data out (I/O7)
Program reset	×	×	×	VIL	High-Z	High-Z

Note: 1. Refer to the recommended DC operating condition.

2. x : Don't care

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Device Group <sup>*4</sup>
Supply voltage *.1	Vcc	-0.6 to +7.0	V	A, B, C
Input voltage *1	Vin	-0.5°2 to +7.0	٧	A, B, C
Operating temperature range *3	Topr	0 to +70	°C	Α
		-20 to 85	c	8
		-40 to 85	·c	С
Storage temperature range	Tstg	-55 to +125	°C	A, B, C

# **Recommended DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Device Group*4
Supply voltage	Vcc	2.7	3.0	5.5	٧	A. B, C
Input voltage	V <sub>IL</sub>	-0.3°5	_	0.6	٧	A, B, C
	VIH	2.4*6	_	V <sub>CC</sub> + 0.3*7	٧	A, B, C
	V <sub>H</sub> (+)	V <sub>CC</sub> - 0.5	/	V <sub>CC</sub> + 1.0	٧	A, B, C
Operating temperature	Topr	0	_	70	°C	Α
		-20	_	85	.c	В
		-40	-	85	·c	С

- Notes: 1. With respect to V<sub>SS</sub>.
  2. Vin min: -3.0 V for pulse width ≤ 50 ns.
  - 3. Including electrical characteristics and data retention.
  - 4. Group A includes HN58V256AP/AFP, HN58V257AT and HN58V256AT. Group B includes HN58V256AT-SR and HN58V257AT-SR. Group C includes HN58V256AFPI.

    5.  $V_{IL}$  min: -1.0 V for pulse width  $\leq$  50 ns.

    6.  $V_{IH}$  min for  $V_{CC}$  = 3.6 to 5.5 V is 3.0 V.

    7.  $V_{IH}$  max:  $V_{CC}$  + 1.0 V for pulse width  $\leq$  50 ns.

## **DC** Characteristics

Supply voltage range ( $V_{CC}$ ), temperature range (Topr) and input voltage ( $V_{IH}/V_{IL}/V_H$ ) are referred to the table of Recommended DC Operating Conditions.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	lu	_	_	2*1	μА	V <sub>CC</sub> = 5.5 V, Vin = 5.5 V
Output leakage current	lo	_	_	2	Ац	V <sub>CC</sub> = 5.5 V, Vout = 5.5/0.4 V
VCC current (standby)	l <sub>CC1</sub>	_	_	20	μА	CE = V <sub>CC</sub>
	lCC3	_	_	1	mA	CE = VIH
VCC current (active)	lccs	-	_	8	mA	lout = 0 mA, Duty = 100%, Cycle = 1 μs at V <sub>CC</sub> = 3.6 V
			_	12	mA	lout = 0 mA, Duty = 100%, Cycle = 1 μs at V <sub>CC</sub> = 5.5 V
		_	_	20	mA	lout = 0 mA, Duty = 100%, Cycle = 120 ns at V <sub>CC</sub> = 3.6 V
		_	_	30	mA	lout = 0 mA, Duty = 100%, Cycle = 120 ns at V <sub>CC</sub> = 5.5 V
Output low voltage	V <sub>OL</sub>	_	_	0.4	٧	l <sub>OL</sub> = 2.1 mA
Output high voltage	V <sub>OH</sub>	V <sub>CC</sub> × 0.8	_	_	Æ	l <sub>OH</sub> = -400 μA

Note: 1. I<sub>LI</sub> on <del>RES</del>: 100 μA max (+)

# Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test condition
Input capacitance	Cin*1	_		6	pF	Vin = 0 V
Output capacitance	Cout*1	_	_	12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

# **AC Characteristics**

Supply voltage  $(V_{CC})$  and temperature range (Topr) are referred to the table of 'Recommended DC Operating Conditions'.

#### **Test Conditions**

• Input pulse levels: 0 V to 3.0 V

0 V to  $V_{CC}$  (RES pin) • Input rise and fall time :  $\leq$  20 ns

• Input timing reference levels: 0.8, 1.8 V

• Output load: 1TTL Gate +100 pF


• Output reference levels: 1.5 V, 1.5 V

## Read Cycle

•		-12		-15			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test conditions
Address to output delay	<sup>t</sup> ACC		120	_	150	ns	CE = OE = V <sub>IL</sub> , WE = V <sub>IH</sub>
CE to output delay	<sup>t</sup> CE	_	120	_	150	ns	OE = V <sub>IL</sub> , WE = V <sub>IH</sub>
OE to output delay	¹o∈	10	60	10	60	ns	CE = VIL, WE = VIH
Address to output hold	фн	0		0	_	ns	CE = OE = V <sub>IL</sub> , WE = V <sub>IH</sub>
OE (CE) high to output float*1	t <sub>DF</sub>	0	40	0	40 ,	ns	CE = VIL, WE = VIH
RES low to output float*1(+)	<sup>t</sup> DFR	0	350	0	350	ns	CE = OE = VIL, WE = VIH
RES to output delay(+)	t <sub>RR</sub>	0	600	0	600	ns	CE = OE= VIL, WE = VIH

Note: 1.  $t_{DF}$  and  $t_{DFR}$  are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

# Read Timing Waveform



# Write Cycle


Parameter	Symbol	Min*1	Тур	Max	Test Unit conditions
Address setup time	<sup>t</sup> AS	0			ns
Address hold time	<sup>t</sup> AH	50	_	_	ns
CE to write setup time (WE controlled)	tcs	0	_	_	ns
CE hold time (WE controlled)	<sup>†</sup> CH	0	_	_	ns
WE to write setup time (CE controlled)	tws	0			ns
WE hold time (CE controlled)	twH	0		-	ns
OE to write setup time	toes	0	_		ns
OE hold time	<sup>t</sup> OEH	0	_	_	ns
Data setup time	tos	50		_	ns
Data hold time	<sup>t</sup> DH	0			ns
WE pulse width (WE controlled)	twp	200	-		ns
CE pulse width (CE controlled)	tcw	200	-	_	ns
Data latch time	<sup>t</sup> DL	100	_	_	ns
Byte load cycle	t <sub>BLC</sub>	0.3	-	30	μs
Byte load window	t <sub>BL</sub>	100 /	_	_	μs
Write cycle time	<sup>t</sup> wc	_		10*2	ms
Time to device busy	toe	120	_	_	ns
Write start time	tow	0*3	_	_	ns
Reset protect time (+)	t <sub>RP</sub>	100			μs
Reset high time (+)	<sup>t</sup> RES	1 .	_	_	μs

Note: 1. Use this device in longer cycle than this value.


2. t<sub>WC</sub> must be longer than this value unless polling techniques or RDY/Busy (+) are used. This device automatically completes the internal write operation within this value.

3. Next read or write operation can be initiated after t<sub>DW</sub> if polling techniques or RDY/Busy (+) are used.


# Byte Write Timing Waveform(1) (WE Controlled)




# Byte Write Timing Waveform(2) (Œ Controlled)




# Page Write Timing Waveform(1) (WE Controlled)



# Page Write Timing Waveform(2) (CE Controlled)




## **Data Polling Timing Wavefore**




#### Toggie bit

This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.


## Toggle bit Wavefome



## Software Data Protection Timing Waveform(1) (in protection mode)



## Software Data Protection Timing Waveform(2) (in non-protection mode)



# **Functional Description**

#### Automatic Page Write

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 µs from the preceding falling edge of WE or CE. When CE or WE is kept high for 100 µs after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

#### Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

#### RDY/Busy Signal (+)

RDY/Busy signal also allows status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V<sub>OL</sub> after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

#### RES Signal (+)

When  $\overline{RES}$  is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping  $\overline{RES}$  low when  $V_{CC}$  is switched.  $\overline{RES}$  should be high during read and programming because it doesn't provide a latch function.



#### WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , and data is latched by the rising edge of  $\overline{WE}$  or  $\overline{CE}$ .

# Write/Erase Endurance and Data Retention Time

The endurance is  $10^5$  cycles in case of the page programming and  $10^4$  cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than  $10^4$  cycles.


#### **Data Protection**

 Data Protection against Noise on Control Pins (CE, OE, WE) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.


To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less in programming mode.

Be careful not to allow noise of a width of more than 20 ns on the control pins.



#### 2. Data protection at V<sub>CC</sub> on/off

When V<sub>CC</sub> is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.



\*The EEPROM should be kept in unprogrammable state during V<sub>CC</sub> on/off by using CPU RESET signal.

#### (1)Protection by CE, OE, WE

To realize the unprogrammable state, the input level of control pins must be held as shown in the table below.

CE	Vcc	×	×
OE	×	V <sub>SS</sub>	×
WE	×	×	V <sub>CC</sub>

x: Don't care.


V<sub>CC</sub>: Pull-up to V<sub>CC</sub> level.

VSS: Pull-down to VSS level.

# (2) Protection by RES (+)

The unprogrammable state can be realized by that the CPU's reset signal inputs directly to the EEPROM's RES pin. RES should be kept VSS level during V<sub>CC</sub> on/off.

The EEPROM breaks off programming operation when RES becomes low, programming operation doesn't finish correctly in case that RES falls low during programming operation. RES should be kept high for 10 ms after the last data input.



#### 3. Software data protection

To prevent unintentional programming caused by noise generated by external circuits, This device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode.

Address	Date		
5555	AA		
1	1		
2AAA	55		
1	1		
5555	A0		
1	- 1		

Write address Write data } Normal data input

Software data protection mode can be canceled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the canceling cycle, the data cannot be written.


Address	Data	
5555	AA	
1	1	
2AAA	55	
<b>↓</b>	1	
5555	80	
1	1	
5555	AA	
<b>↓</b>	1	
2AAA	55	
1	1	
5555	20	

The software data protection is not enabled at the shipment.

# Package Dimensions


HN58V256AP Series (DP-28)

Unit: mm



# HN58V256AFP Series (FP-28D)


Unit: mm




# **Package Dimensions**

## HN58V257AT Series (TFP-32DA)

Unit: mm





When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor product. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales office when planning to use the products in MEDICAL APPLICATIONS.

# HITACHI

For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Partoway Brisbane, CA 94005-1835 U. S. A.

Tei : 415-589-8300 Fax : 415-583-4207 Hitachi Europe GmbH
Electronic Components Group
Continental Europe
Domasher Straße 3
D-85622 Feldstrohen
München
Tel: 080-8 91 80-0
Fax: 080-8 20 30 00

Nippon Bidg., 2-8-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel : Tokyo (03) 3270-2111 Fax : (03) 3270-5108

Hitachi Europe Ltd.
Electronic Components Olv.
Northern Europe Headquarte
Whitebrook Park'
Lower Cookhern Road
Maidenhead
Bertshire \$U.6 \$YA
United Kingdom
Tel: 0628-586000
Fax: 0628-778322

Semiconductor & IC Dir.

Hitachi Asia (Hong Kong) Ltd. Unit 708, North Tower, World Finance Centra, Habour City, Canton Road, Taim She Teui, Kowloon, Hong Kong Tel: 27358218 Fae: 27308071

Hitachi Asia Pts. Ltd. 16 Collyer Quey #20-00 Hitachi Tower Singapore 0104 Tel : \$35-2100 Fax : \$35-1533

	HN58V256A, HN58V2			257A Series		
Revision Record						
Rev.	Date	Contents of Modification	Drawn by	Approved by		
0.0	Mar. 15, 1995	Initial issue	M. Teva sawa	7. Muito		

# **Notice**

When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- Hitachi will not be held responsible for any damage to the user that may result from
  accidents or any other reasons during operation of the user's unit according to this
  document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

# **HITACHI**

# HITACHI AMERICA, LTD.

#### Semiconductor & I.C. Division

San Francisco Center 2000 Sierra Point Parkway Brisbane, CA 94005-1835 (415) 583-4207

#### **Engineering Facility**

Hitachi Micro Systems, Inc. 179 East Tasman Drive San Jose, CA 95134

#### **Manufacturing Facility**

Hitachi Semiconductor (America) Inc. 6321 Longhorn Drive Irving, TX 75063-2712

# AREA OFFICES

#### Western

Hitachi America, Ltd. 1740 Technology Drive Suite 500 San Jose, CA 95110 (408) 451-9570

#### Central

Hitachi America, Ltd. Two Lincoln Centre 5420 LBJ Freeway, Suite 1446 Dallas, TX 75240 (214) 991-4510

#### **Eastern**

Hitachi America, Ltd. 5511 Capital Center Drive Suite 204 Raleigh, NC 27606 (919) 233-0800

# REGIONAL DISTRICT OFFICES I

#### Southwest

Hitachi America, Ltd. 2030 Main Street Suite 450 Irvine, CA 92714 (714) 553-8500

#### **Mountain Pacific**

Hitachi America, Ltd. 4600 S. Ulster Street Suite 690 Denver, CO 80237 (303) 779-5535

#### **Bloomington**

Hitachi America, Ltd. 3800 W. 80th Street Suite 1550 Bloomington, MN 55431 (612) 896-3444

#### Automotive

Hitachi America, Ltd. Fairlane Plaza South Suite 311 290 Town Center Drive Dearborn, MI 48126 (313) 271-4410

#### **North Central**

Hitachi America, Ltd. 500 Park Boulevard Suite 415 Itasca, IL 60143 (708) 773-4864

#### **South Central**

Hitachi America, Ltd. One Westchase Center 1077 Westheimer Drive Suite 1040 Houston, TX 77042 (713) 974-0534

#### **IBM Engineering**

Hitachi America, Ltd. 9600 Great Hills Trail Suite 150 W Austin, TX 78754 (512) 502-3033

#### **Northeast**

Hitachi America, Ltd. 77 S. Bedford Street Burlington, MA 01803 (617) 229-2150

#### Mid-Atlantic

Hitachi America, Ltd. 325 Columbia Turnpike Suite 203 Florham Park, NJ 07932 (201) 514-2100

#### Southeast

Hitachi America, Ltd. 4901 N.W. 17th Way Suite 302 Ft. Lauderdale, FL 33309 (305) 491-6154

#### IBM

Hitachi America, Ltd. 21 Old Main Street Suite 206 Fishkill, NY 12524 (914) 897-3000

#### Ottawa

Hitachi (Canadian) Ltd. 320 March Road Suite 602 Kanata, Ontario, Canada K2K2E3 (613) 591-1990

#### **Toronto**

Hitachi (Canadian) Ltd. 6740 Campobello Road Mississauga, Ontario Canada L5N 2L8 (416) 826-4100

# REPRESENTATIVE

Electri-Rep • Electronic Sales & Engineering Inc. • EIR, Inc. • Longman Sales, Inc. • M. Gottlieb Associates, Inc. • Mycros Electronica • The Novus Group, Inc. • Parker-Webster Company • QuadRep Inc. • QuadRep Crown, Inc. • QuadRep Sierra, Inc. • QuadRep Southern, Inc. • Robert Electronic Sales • Strategic Sales, Inc. • Sumer Inc. • System Sales of Arizona, Inc. • System Sales of New Mexico • Technology Sales, Inc. • TekRep, Inc. • TekRep, Inc. • Thompson & Associates, Inc. • West Associates • Wes Tech Associates

# **DISTRIBUTORS**

Marsh Electronics, Inc. • Marshall Industries • Milgray Electronics • Reptron Electronics • Sterling Electronics • Vantage Components