


TPD7202F

● Power MOSFET Gate Driver for H-Bridge

TPD7202F is a power MOSFET Gate driver for H-bridge circuit using charge pump system. Because this IC contains a charge pump circuit for high-side drive, it allows you to configure H-bridge circuit.


Features

- Power MOSFET Gate driver for H-bridge circuit
- Built-in power MOSFET protection and diagnosis functions:
 - Overvoltage and low-voltage protection
- Built-in a charge pump circuit.
- Package: SSOP-24 (300 mil) with embossed-tape packing



SSOP-24PIN

Block Diagram



(*1): Optimum conditions depend on switching loss, EMI, etc. of external MOSFET.

(*2): SBD $V_F = 0.5$ V max (Recommended: CRS03)

This is need when the M+ or M- pin is biased to the negative side by more than 0.5 V.

(*3): This is a laminated ceramic capacitor.

(*4): High-speed diode $t_{rr} = 100$ ns max (Recommended: CRH01)

Maximum Rating (T_a = 25°C)

Characteristic	Symbol	Rating	Unit	Remarks
Power Supply Voltage	V _{DD}	– 0.5 to 30	V	
Output Current	I _{SOURCE}	1	A	Pulse width ≤ 10 μs
	I _{SINK}	1		
Input Voltage	V _{IN}	– 0.5 to 7	V	
FAULT Pin Voltage	V _{FAULT}	30	V	
M+, M– Pin Neagative Voltage	M+ (–) M– (–)	– 0.5	V	Negative voltage that can be applied to M+ and M– pin (reference to SGND pin)
PGND Pin Neagative Voltage	PGND (–)	– 0.5	V	Negative voltage that can be applied to PGND pin (reference to SGND pin)
FAULT Pin Current	I _{FAULT}	5	mA	
Power Dissipation	P _D	0.8	W	
		1.2 (Note)		
Operating Temperature	T _{opr}	– 40 to 125	°C	
Storage Temperature	T _{stg}	– 40 to 150	°C	

Note: When a device mounted on 60 mm x 60 mm x 1.6 mm glass epoxy PCB

Electrical Characteristics (T_j = –40 to 125°C)

Characteristic		Symbol	Condition	Min	Typ.	Max	Unit	Remarks
Operating Supply Voltage		V _{DD}	—	7	13.5	18	V	
Supply Current		I _{DD} (1)	V _{DD} = 13.5 V	—	—	10	mA	Oscilation circuit stops
		I _{DD} (2)	V _{DD} = 13.5 V, V _{IN1} to V _{IN4} = 0 V	—	—	100		When oscilation circuit is operating f = 20 kHz, mean current
Input Voltage		V _{IH}	V _{DD} = 7 V to 18 V, I _O = 0 A	3.5	—	—	V	IN1-IN4 high-level input voltage
		V _{IL}		—	—	1.5		IN1-IN4 low-level input voltage
Input Current		I _{IH}	V _{DD} = 7 V to 18 V, V _{IN} = 5 V, I _O = 0 A	—	—	1	mA	IN1-IN4 input current
		I _{IL}	V _{DD} = 7 V to 18 V, V _{IN} = 0 V, I _O = 0 A	–10	—	10	μA	
Output Voltage	High side	V _{OH}	V _{DD} = 13.5 V, V _{IN} = 5 V, I _O = 0 A	V _{CPV} –2	—	V _{CPV}	V	OUT1 pin voltage (reference to M+ pin) OUT2 pin voltage (reference to M– pin) V _{CPV} denotes CPV pin voltage
		V _{OL}	V _{DD} = 13.5 V, V _{IN} = 0 V, I _O = 0 A	—	—	0.1		
	Low side	V _{OH}	V _{DD} = 13.5 V, V _{IN} = 5 V, I _O = 0 A	11.5	—	13.5		OUT3 pin voltage (reference to PGND pin) OUT4 pin voltage (reference to PGND pin)
		V _{OL}	V _{DD} = 13.5 V, V _{IN} = 0 V, I _O = 0 A	—	—	0.1		
Charge Pump Voltage		V _{CPV}	V _{DD} = 13.5 V	23.5	—	34	V	CPV pin voltage (reference to SGND pin)
Active Clamp Voltage	High side	V _{CLAMP}	V _{IN} = 5 V, I _O = 10 mA	14	—	20	V	Clamp voltage between OUT1 and M+ pins Clamp voltage between OUT2 and M– pins
	Low side		V _{IN} = 5 V, I _O = 10 mA	—	18	—		OUT3 and OUT4 pins clamp voltage (reference to PGND pin)
Output Resistance		R _{SOURCE}	V _{DD} = 13.5 V, V _{IN} = 5 V, I _O = 0.5 A	—	7	10	Ω	OUT1-OUT4 output resistance pulse width ≤ 10 μs
		R _{SINK}	V _{DD} = 13.5 V, V _{IN} = 0 V, I _O = –0.5 A	—	4.5	10		
Low-Voltage Protection	Detection	V _{SD} (L)	—	5.5	6	6.5	V	Lowvoltage detection voltage and hysteresis (V _{DD} voltage detected)
	Hysteresis	ΔV _{SD} (L)		—	0.5	—		
Overvoltage Protection	Detection	V _{SD} (H)	—	20	22	24	V	Overvoltage detection voltage and hysteresis (V _{DD} voltage detected)
	Hysteresis	ΔV _{SD} (H)		—	2	—		
Switching Time	Turn-on delay time	t _d (ON)	V _{DD} = 7 V to 18 V, C _{OUT} = 0.047 μF, R _G = 47 Ω	—	—	4	μs	OUT1-OUT4 switching time
	Turn-on time	t _{ON}		—	—	6		
	Turn-off delay time	t _d (OFF)		—	—	4		
	Turn-off time	t _{OFF}		—	—	6		
Oscillation Frequency		f _{OSC}	V _{DD} = 7 V to 18 V, R _{OSC} = 100 kΩ, C _{OSC} = 1500 pF	—	20	—	kHz	f _{OSC} calculation formula f _{OSC} ≈ 3 / {C _{OSC} (R _{OSC} + 2 k)} (Hz)
FAULT Pin Voltage		V _{FAULT}	I _{FAULT} = 1 mA	—	—	0.8	V	FAULT pin low-level voltage (open-drain)
FAULT Output Delay Time		t _{ON}	R _{FAULT} = 5.1 kΩ, V _{FAULT} = 5 V (External power supply)	—	1	—	μs	Time from low voltage / overvoltage detection or restoration to FAULT output inversion
		t _{OFF}		—	1	—		