

DATA SHEET



BIPOLAR ANALOG INTEGRATED CIRCUIT μ PC659A

8-BIT A/D CONVERTER FOR VIDEO PROCESSING WITH REFERENCE GENERATOR AND CLAMP CIRCUIT

The μ PC659A is a 8-bit A/D converter for video signal processing, the power consumption of which is lower than the μ PC659. The high speed and high quality bipolar processing technology has enabled fast conversion rate and high resolution to be achieved. Conversion rate is up to 20 Msps (sampling per second) and linearity error within ± 0.5 LSB while operating at low power consumption. Wide variety of application can be realized in digital application field such as digital TV system and high speed facsimile.

Also, this IC includes sample and hold circuit, clamp circuit and reference voltage generator, which enable simple external circuit to be constructed.

The μ PC659A and the μ PC659 are different in the number of clock pulses till transformed data is output after analog signal is captured. This should be taken into consideration when using the μ PC659A instead of the μ PC659. For details, refer to the timing chart of page 8.

FEATURES


- Resolution : 8-bit
- Conversion rate : 20 Msps
- Differential non-linearity : ± 0.5 LSB MAX.
- Power supply : + 5 V
- Analog input voltage : 1.0 Vpp
- Power consumption : 210 mW (TYP.)
- Built-in circuit : Sample and hold circuit
Clamp circuit (Clamp voltage and clamp pulse must be supplied)
Reference voltage generator ($V_{REF} = 2.3$ V, $V_{RT} = 3.3$ V TYP.)

ORDERING INFORMATION

Part Number	Package	Quality Grade
μ PC659AGS	24-pin plastic SOP (300 mil)	Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


The information in this document is subject to change without notice.

NEC **μ PC659A****BLOCK DIAGRAM**

NEC







 μ PC659A

PIN CONFIGURATION (Top View)



No.	Symbol	Pin Name	No.	Symbol	Pin Name
1	V _{AT}	Ref. Voltage (Top)	13	DB ₀	Digital Data Output (LSB)
2	NC	No Connection	14	DB ₇	Digital Data Output (7th)
3	AV _{CC}	Power Supply for Analog Circuit	15	DB ₆	Digital Data Output (6th)
4	V _{IN}	Analog Signal Input Terminal	16	DB ₅	Digital Data Output (5th)
5	AGND	Ground for Analog Circuit	17	DB ₄	Digital Data Output (4th)
6	P _{CL}	Clamp Pulse Input Terminal	18	DV _{CC}	Power Supply for Digital Circuit
7	V _{CL}	Clamp Voltage Input Terminal	19	DGND	Ground for Digital Circuit
8	AV _{CC}	Power Supply for Analog Circuit	20	DB ₃	Digital Data Output (3rd)
9	AGND	Ground for Analog Circuit	21	DB ₂	Digital Data Output (2nd)
10	V _{RE}	Ref. Voltage (Bottom)	22	DB ₁	Digital Data Output (MSB)
11	AV _{CC}	Power Supply for Analog Circuit	23	OVER	Digital Over Range Output
12	AGND	Ground for Analog Circuit	24	CLK	Sampling Clock Input Terminal

EQUIVALENT CIRCUIT AROUND TERMINAL

Pin No.	Equivalent Circuit	Function
1, 10		1: Reference voltage (Top) VRT 10: Reference voltage (Bottom) VRB
5, 9, 12		Ground for Analog Circuit.
24		Sampling Clock input terminal. Analog data acquisition and digital data out are synchronized with the rising edge of this clock.
3, 8, 11		Power supply for analog circuit.
4		Analog signal input terminal. Input analog signal from this terminal. The signal is read at rising edge of the clock. The clamp function also will be worked on this terminal. So it's necessary to connect capacitance and low impedance signal source. The burst signal is protected at pedestal clamp because of soft clamp circuit.
6		Clamp pulse input terminal. Analog signal input from analog input terminal is clamped to the voltage: VCL according to the high level term of this pulse. During high level signal is input, analog input pin voltage is nearly clamped to voltage VCL.
7		Clamp voltage input terminal. Set voltage at clamping analog input signal Analog input signal is clamped nearly to this input voltage VCL according to the clamp pulse PCL high level period.
13 to 17 20 to 22 23		Digital data output terminal 13: Out of LSB data 14: Out of 7th data 15: Out of 6th data 16: Out of 5th data 17: Out of 4th data 20: Out of 3rd data 21: Out of 2nd data 22: Out of MSB data 23: Out of Over Flow (Active High)
18		Power supply for digital.
19		Ground for digital.

ABSOLUTE MAXIMUM RATINGS ($T_a = +25^\circ\text{C}$)

Parameter	Symbol	Ratings	Unit
Supply voltage	AVcc, DVcc	-0.3 to +6.0	V
Digital input voltage	VIND	-0.3 to DVcc + 0.3	V
Analog input voltage	VINA	-0.3 to AVcc + 0.3	V
Reference input voltage	VR _T , VR _B	-0.3 to AVcc + 0.3	V
Clamp voltage	VCL	-0.3 to AVcc + 0.3	V
Clamp pulse input voltage	VPCL	-0.3 to AVcc + 0.3	V
Operating temperature	T _{opt}	-20 to +70	°C
Storage temperature	T _{sig}	-40 to +150	°C
Power dissipation	Pd	560	mW

RECOMMENDED OPERATING CONDITIONS ($T_a = -20$ to $+70^\circ\text{C}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	AVcc, DVcc	AGND=DGND = 0 V	4.7	5.0	5.3	V
Analog input voltage	VINA	VCC = 5.0 V	VR _E - 0.4		VR _T + 0.4	V
Clamp input voltage	VCL	VCC = 5.0 V	VR _B - 0.4		VR _T + 0.4	V
Sampling clock	t _{AMP}				20	MHz
Sampling clock high level pulse width	t _{PWH}		25			ns
Sampling clock low level pulse width	t _{PWL}		25			ns
Clock input high level voltage	VCKH		2.0			V
Clock input low level voltage	VCKL				0.8	V
Clamp pulse width	t _{PWL}		1.0			μs
Clamp pulse input high level voltage	VPCLH		2.0			V
Clamp pulse input low level voltage	VPCLL				0.8	V
Clamp capacitance	CCL			10		μF
Maximum analog input frequency	f _{AIN}			8		MHz

ELECTRICAL CHARACTERISTICS ($T_a = -20$ to $+70$ °C, $AV_{CC} = DV_{CC} = 5.0 \pm 0.3$ V)


Parameter	Symbol	Conditions	MIN.	Typ.	MAX.	Unit
Supply current	I _{CC}	$V_{CC} = 5.0$ V, $T_a = +25$ °C	25	42	60	mA
Resolution	R _{ES}			8		bit
Non-linearity	NL	$V_{CC} = 5.0$ V, $T_a = +25$ °C $V_{IN} = 1.0$ Vpp			± 1.5	LSB
Differential non-linearity	DNL	$V_{CC} = 5.0$ V, $T_a = +25$ °C $V_{IN} = 1.0$ Vpp			± 0.5	LSB
Differential gain	DG	$f_{SAMP} = 14.318$ MHz NTSC ramp wave (40 IRE)		1.5	3	%
Differential phase	DP	$f_{SAMP} = 14.318$ MHz NTSC ramp wave (40 IRE)		0.8	3	deg
Digital data output delay time	to	Delay time from rising edge of sampling clock. DB1 to DB8, OVER		20	35	ns
Digital output low level voltage	V _{OL}	$I_{OL} = 1.6$ mA DB1 to DB8, OVER			0.4	V
Digital output high level voltage	V _{OH}	$I_{OH} = -400$ μ A DB1 to DB8, OVER	2.7			V
Digital input low level current	I _{INOL}	$V_{IN} = 0.8$ V			-200	μ A
Digital input high level current	I _{INOH}	$V_{IN} = 2.0$ V			10	μ A
Analog input current	I _{INA}	Measure input current from analog input terminal		10	35	μ A
Reference voltage (Bottom)	V _{RB}	$V_{CC} = 5.0$ V	2.1	2.3	2.5	V
Reference voltage (Top)	V _{RT}	$V_{CC} = 5.0$ V	3.1	3.3	3.5	V
Analog input equivalent capacitance	C _{IN}	$V_{IN} = V_{RB}$		3		pF
Clock input equivalent capacitance	C _{CLX}			2		pF
Reference voltage (Difference)	V _{REF}	$V_{RT} - V_{RB}$, $V_{CC} = 5.0$ V		1		V

Caution The values of I_{CC} and to are different between the μ PC659 and the μ PC659A

TEST CIRCUIT




DG, DP TEST BLOCK



The video signal from the video signal generator is 40 IRE ramp signal.

TIMING CHART



Analog signal is captured at the rising edge, and converted data will be out at the rising edge after 1 clock pulse^{Note}.


Note For the μ PC659, 2 clock pulses.

Caution The value of data output delay time (t_D) is different between the μ PC659 and the μ PC659A.

OUTPUT CODE FOR ANALOG INPUT

$$\text{LSB} = \frac{V_{AT}-V_{RB}}{256} \approx 3.906 \text{ mV TYP}$$

APPLICATION



Must be thick line wiring for the power supply lines. And reduce the resistance and reactance ingredient.

ΔV_{in} and ΔV_{out} must be connected at one point.

ASNB and PCNB will be assessed at one point.

The application circuits and circuit constant described in this document don't apply to mass production where variations in parts quality and/or temperature characteristics are considered.

NEC

 μ PC659A


ATTENTION FOR APPLICATION

• Analog input terminal

Please connect low impedance signal source to analog input terminal, because of executing clamp operation.

And must be AC coupled. Clamp circuit is appeared by following rough block diagram.

Take polarity of clamping capacitor into account.



• If don't use the clamp circuit

The clamp pulse terminal (PIN 6) and GND must be short-circuit. And insert by-pass capacitor of about 0.1 μ F between the clamp voltage input terminal (PIN 7) and GND. Input analog signal to PIN 4.

• Clamp voltage

There is a few difference clamp voltage between the supply clamp voltage Vcl (PIN 7) and really clamp voltage.

$$\text{Really clamp voltage} = Vcl + \alpha$$

Take account of the α (about ± 20 mV) at supply Vcl to PIN 7.

• Converted data output

Analog signal is captured at the rising edge, and converted data will be out at the rising edge after 1 clock pulse ^{Note}*

• When reference voltage is set from external, VRE (PIN 10) = 2.3 V, VRT (PIN 1) = 3.3 V.

Note For the μ PC659, 2 clock pulses.

NEC


 μ PC659ADIFFERENCE BETWEEN THE μ PC659 AND THE μ PC659AThe following table shows the differences between the μ PC659 and the μ PC659A.This should be taken into consideration when using the μ PC659A instead of the μ PC659.

Parameter	μ PC659	μ PC659A
Supply current I_{CC} ($V_{CC} = 5.0$ V) ($T_s = +25^\circ C$)	MIN. 50 mA	25 mA
	TYP. 79 mA	42 mA
	MAX. 110 mA	60 mA
Digital data output delay time $t_{0.5}$	TYP. 12 ns	20 ns
	MAX. 20 ns	35 ns
Internal reference resistance PIN 1, PIN 10		
Timing chart		



NEC

 μ PC659A

24 PIN PLASTIC SOP (300 mil)



detail of lead end



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P24GM-50-300B-2

ITEM	MILLIMETERS	INCHES
A	15.54 MAX	0.612 MAX
B	0.79 MAX.	0.031 MAX
C	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.002}$
E	0.1 ± 0.1	0.004 ± 0.004
F	1.8 MAX	0.071 MAX
G	1.55	0.061
H	7.7 ± 0.3	0.303 ± 0.012
I	5.6	0.220
J	1.1	0.043
K	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$
L	0.6 ± 0.2	0.024 ± 0.008
M	0.12	0.005
N	0.15	0.005

RECOMMENDED SOLDERING CONDITIONS

The following conditions (See table below) must be met when soldering this product.

For more details, refer to our document "SEMICONDUCTOR DEVICE TECHNOLOGY MANUAL" (IEI-1207)

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

TYPE OF SURFACE MOUNT DEVICE

μ PC659AGS: 24-pin plastic SOP (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared Ray Reflow	Peak package's surface temperature : 230 °C or below, Reflow time : 30 seconds or below (210 °C or higher), Number of reflow process : 1	IR30-00-1
VPS	Peak package's temperature : 215 °C or below, Reflow time : 40 seconds or below (200 °C or higher). Number of reflow process : 1	VP15-00-1
Wave Soldering	Solder temperature : 260 °C or below, Flow time : 10 seconds or below, Temperature of pre-heat : 120 °C or below (Plastic surface temperature) Number of flow process : 1	WS60-00-1
Partial Heating Method	Terminal temperature : 300 °C or below, Time : 3 seconds or below (Per side of leads)	—

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

NEC**μPC659A**

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation.

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.