

# 54AC/74AC273 • 54ACT/74ACT273

## Octal D Flip-Flop

### Description

The 'AC/'ACT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ( $\overline{MR}$ ) inputs load and reset (clear) all flip-flops simultaneously.


The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{MR}$  input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.


- Ideal Buffer for MOS Microprocessor or Memory
- Eight Edge-Triggered D Flip-Flops
- Buffered Common Clock
- Buffered, Asynchronous Master Reset
- See '377 for Clock Enable Version
- See '373 for Transparent Latch Version
- See '374 for 3-State Version
- Outputs Source/Sink 24 mA
- 'ACT273 has TTL-Compatible Inputs

**Ordering Code:** See Section 6


### Logic Symbol



### Connection Diagrams



**Pin Assignment for DIP, Flatpak and SOIC**




**Pin Assignment for LCC**

### Pin Names

- D<sub>0</sub> - D<sub>7</sub> Data Inputs
- $\overline{MR}$  Master Reset
- CP Clock Pulse Input
- Q<sub>0</sub> - Q<sub>7</sub> Data Outputs

# AC273 • ACT273

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Mode Select-Function Table

Operating Mode	Inputs			Outputs
	MR	CP	D <sub>n</sub>	Q <sub>n</sub>
Reset (Clear)	L	X	X	L
Load '1'	H	┐	H	H
Load '0'	H	┐	L	L

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 ┐ = LOW-to-HIGH Clock Transition

## DC Characteristics (unless otherwise specified)

Symbol	Parameter	54AC/ACT	74AC/ACT	Units	Conditions
I <sub>CC</sub>	Maximum Quiescent Supply Current	160	80	μA	V <sub>IN</sub> = V <sub>CC</sub> or Ground, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = Worst Case
I <sub>CC</sub>	Maximum Quiescent Supply Current	8.0	8.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or Ground, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = 25°C
I <sub>CC(T)</sub>	Maximum Additional I <sub>CC</sub> /Input ('ACT273)	1.6	1.5	mA	V <sub>IN</sub> = V <sub>CC</sub> - 2.1 V V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = Worst Case

## AC Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74AC			54AC		74AC		Units	Fig. No.
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	3.3 5.0	90 140	125 175		75 95		75 125	MHz	3-3	
t <sub>PLH</sub>	Propagation Delay Clock to Output	3.3 5.0	1.0 1.0	7.0 5.5	12.5 9.0	1.0 1.0	19.0 11.0	1.0 1.0	14.0 10.0	ns	3-6
t <sub>PHL</sub>	Propagation Delay Clock to Output	3.3 5.0	1.0 1.0	7.0 5.0	13.0 10.0	1.0 1.0	16.0 11.5	1.0 1.0	14.5 11.0	ns	3-6
t <sub>PHL</sub>	Propagation Delay $\overline{MR}$ to Output	3.3 5.0	1.0 1.0	7.0 5.0	13.0 10.0	1.0 1.0	16.0 11.5	1.0 1.0	14.0 10.5	ns	3-6

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

## AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> * (V)	74AC		54AC		74AC		Units	Fig. No.
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Typ	Guaranteed Minimum						
t <sub>s</sub>	Setup Time, HIGH or LOW, Data to CP	3.3 5.0	3.5 2.5	5.5 4.0		6.5 5.0		6.0 4.5	ns	3-9
t <sub>h</sub>	Hold Time, HIGH or LOW Data to CP	3.3 5.0	-2.0 -1.0	0 1.0		0 1.0		0 1.0	ns	3-9
t <sub>w</sub>	Clock Pulse Width HIGH or LOW	3.3 5.0	3.5 2.5	5.5 4.0		6.5 5.0		6.0 4.5	ns	3-6
t <sub>w</sub>	$\overline{MR}$ Pulse Width HIGH or LOW	3.3 5.0	2.0 1.5	5.5 4.0		6.5 5.0		6.0 4.5	ns	3-6
t <sub>rec</sub>	Recovery Time $\overline{MR}$ to CP	3.3 5.0	1.5 1.0	3.5 2.0		4.5 3.0		4.5 3.0	ns	3-9

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

# AC273 • ACT273

## AC Characteristics

Symbol	Parameter	Vcc* (V)	74ACT			54ACT		74ACT		Units	Fig. No.
			TA = +25°C CL = 50 pF			TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	5.0		200					MHz	3-3	
t <sub>PLH</sub>	Propagation Delay Clock to Output	5.0		6.0					ns	3-6	
t <sub>PHL</sub>	Propagation Delay Clock to Output	5.0		6.5					ns	3-6	
t <sub>PHL</sub>	Propagation Delay MR to Output	5.0		7.0					ns	3-6	

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

## AC Operating Requirements

Symbol	Parameter	Vcc* (V)	74ACT		54ACT		74ACT		Units	Fig. No.
			TA = +25°C CL = 50 pF		TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF			
			Typ	Guaranteed Minimum						
t <sub>s</sub>	Setup Time, HIGH or LOW, Data to CP	5.0	3.0						ns	3-9
t <sub>h</sub>	Hold Time, HIGH or LOW Data to CP	5.0	-2.5						ns	3-9
t <sub>w</sub>	Clock Pulse Width HIGH or LOW	5.0	2.5						ns	3-6
t <sub>w</sub>	MR Pulse Width, HIGH or LOW	5.0	2.5						ns	3-6
t <sub>rec</sub>	Recovery Time MR to CP	5.0	-1.0						ns	3-6

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

**Capacitance**

Symbol	Parameter	54/74AC/ACT	Units	Conditions
		Typ		
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.5 V
C <sub>PD</sub>	Power Dissipation Capacitance	50.0	pF	V <sub>CC</sub> = 5.5 V