# Am27S31/27S31A

(512x8) Bipolar PROM



#### DISTINCTIVE CHARACTERISTICS

- High speed 35 ns max commercial range access time
- Excellent performance over full military and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- · High programming yield
- Low current PNP inputs
- High current and three-state outputs
- · Fast chip select


# **GENERAL DESCRIPTION**

The Am27S31 (512 words by 8 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in three-state output version compatible with low-power Schottky bus standards capable

of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by both active LOW ( $\overline{G_1}$  and  $\overline{G_2}$ ) and active HIGH ( $G_3$  and  $G_4$ ) output enables.

#### **BLOCK DIAGRAM**



# PRODUCT SELECTOR GUIDE


Part Number	Am27	'S31A	Am27S31			
Address Access Time	35 ns 45 ns		55 ns	70 ns		
Operating Range	С	М	С	м		

Publication # Rev. Amendment 03207 D /0 Issue Date: January 1989

# CONNECTION DIAGRAMS Top View

DIPs\*


LCCs\*\*



- \*Also available in a 24-Pin Flatpack. Pinout identical to DIPs.
- \*\*Also available in a 28-Pin Square PLCC. Pinout identical to LCC.

Note: Pin 1 is marked for orientation.

# LOGIC SYMBOL




V<sub>CC</sub>/ = Power Supply GND/ = Ground

# ORDERING INFORMATION

#### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations								
AM27S31	PC, PCB, DC, DCB, LC, LC-S, LCB, LCB-S,							
AM27S31A	JC, JCB							

## **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

#### MILITARY ORDERING INFORMATION

#### API Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: **a. Device Number** 

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations								
AM27S31	/BJA, /BKA,							
AM27521A	/BUA. /B3A							

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

#### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# PIN DESCRIPTION

#### A<sub>0</sub> - A<sub>8</sub> Address Inputs

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.

#### Q<sub>0</sub> - Q<sub>7</sub> Data Output Port

The Outputs whose state represents the data read from the selected memory locations.

#### G1, G2, G3, G4 Output Enable

Provides direct control of the Q-output buffers. Outputs disabled forces all three-state outputs to a floating or high-impedance state.

Enable = 
$$\overline{G_1} \cdot \overline{G_2} \cdot G_3 \cdot G_4$$

Disable = 
$$\overline{G_1} \cdot \overline{G_2} \cdot G_3 \cdot G_4$$
  
=  $G_1 + G_2 + \overline{G_3} + \overline{G_4}$ 

#### V<sub>CC</sub> Device Power Supply Pin

The most positive of the logic power supply pins.

#### GND Device Power Supply Pin

The most negative of the logic power supply pins.

# ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs
During Programming
Output Current into Outputs During
Programming (Max Duration of 1 sec) 250 mA
DC Input Voltage0.5 V to +5.5 V
DC Input Current30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device

# **OPERATING RANGES**

Commercial (C) Devices Ambient Temperature (T <sub>A</sub> )
Military (M) Devices*  Case Temperature (T <sub>C</sub> )55 to +125°C  Supply Voltage (V <sub>CC</sub> )+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is quaranteed.

\*Military Product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

#### DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test Condition	Min.	Тур.	Max.	Unit	
V <sub>OH</sub> (Note 1)	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>C</sub> V <sub>IN</sub> = V <sub>IH</sub> or \	2.4			٧		
VOL	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					0.50	٧
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)			2.0			٧
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)					0.8	٧
tic	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V					-0.250	mA
<sup>¶</sup> ін	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V			T		25	μΑ
I <sub>SC</sub> (Note 1)	Output Short-Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 3)			-20		-90	mA
lcc	Power Supply Current	All inputs = GND V <sub>CC</sub> = Max.					175	mA
VI	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>II</sub>	y = −18 mA				- 1.2	٧
			_	Vo - Vcc			40	
ICEX	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G</sub> = 2.4 V	(1)-1- (1)	V <sub>O</sub> = 2.4 V			40	μA
		VG, = 2.4 V (Note 1) V <sub>O</sub> = 0.4 V		V <sub>O</sub> = 0.4 V			-40	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 4) V <sub>CC</sub> = 5 V. TA = 25°C V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 4) V <sub>CC</sub> = 5 V. TA = 25°C				4		
COUT	Output Capacitance					8		ρF

Notes: 1. This applies to three-state devices only.

reliability.

This applies to three-state devices only.
 YIL and VIH are absolute voltages with respect to
device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
 Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance
may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted\*)

				Am27S31A			Am27\$31				
			COM'L		MIL		COM'L		MIL		
No.	Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
1	TAVQV	Address Valid to Output Valid Access Time		35		45		55		70	ns
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z		20		25		25		30	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid		20		25		25		30	ns

See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.

  2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V ouput levels using the test load in B under Switching Test Circuits.
  - \*Subgroups 7 and 8 apply to functional tests.

# SWITCHING TEST CIRCUITS



#### A. Output Load for all A - C tests except TGVQZ

# **B.** Output Load for TGVQZ

- Notes: 1 All device test loads should be located within 2" of device output pin.
  - 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests.
  - S<sub>1</sub> is closed for all other AC tests.
  - 3 Load capacitance includes all stray and fixture capacitance.

# SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS

