



MOTOROLA

MC14011B, MC14012B

See Page 6-5

MC14011UB, MC14012UB

See Page 6-14

DUAL TYPE D FLIP-FLOP

The MC14013B dual type D flip-flop is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each flip-flop has independent Data, (D), Direct Set, (S), Direct Reset, (R), and Clock (C) inputs and complementary outputs (Q and \bar{Q}). These devices may be used as shift register elements or as type T flip-flops for counter and toggle applications.

- Static Operation
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Logic Edge-Clocked Flip-Flop Design ...
Logic state is retained indefinitely with clock level either high or low; information is transferred to the output only on the positive-going edge of the clock pulse
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4013B

MC14013B

CMOS SSI

(LOW-POWER COMPLEMENTARY MOS)

DUAL TYPE D FLIP-FLOP



L SUFFIX
CERAMIC PACKAGE
CASE 632



P SUFFIX
PLASTIC PACKAGE
CASE 646

ORDERING INFORMATION

A Series: -55°C to +125°C
MC14XXXBAL (Ceramic Package Only)

C Series: -40°C to +85°C
MC14XXXBCP (Plastic Package)
MC14XXXBCL (Ceramic Package)

MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	-0.5 to +18.0	V
V _{In} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient), per Pin	±10	mA
P _D	Power Dissipation, per Package	500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature (8-Second Soldering)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur

†Temperature Derating: Plastic "P" Package: -12mW/°C from 65°C to 85°C
Ceramic "L" Package: -12mW/°C from 100°C to 125°C

TRUTH TABLE


INPUTS				OUTPUTS	
CLOCK [†]	DATA	RESET	SET	Q	\bar{Q}
/	0	0	0	0	1
/	1	0	0	1	0
/	X	0	0	Q	\bar{Q}
X	X	1	0	0	1
X	X	0	1	1	0
X	X	1	1	1	1

No Change

X = Don't Care

† = Level Change

BLOCK DIAGRAM



V_{DD} = Pin 14
V_{SS} = Pin 7

MC14013B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	T _{low} *		25°C			T _{high} *		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
		15	—	4.0	—	6.75	4.0	—	4.0	
	V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	
		15	11.0	—	11.0	8.25	—	11.0	—	
Output Drive Current (AL Device) (V _{OH} = 2.5 Vdc) Source	I _{OH}	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mAdc
		5.0	-0.64	—	-0.51	-0.88	—	-0.36	—	
		10	-1.6	—	-1.3	-2.25	—	-0.9	—	
		15	-4.2	—	-3.1	-8.8	—	-2.4	—	
	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
		10	1.6	—	1.3	2.25	—	0.9	—	
		15	4.2	—	3.4	8.8	—	2.4	—	
		5.0	-2.5	—	-2.1	-4.2	—	-1.7	—	
Output Drive Current (CL/CP Device) (V _{OH} = 2.5 Vdc) Source	I _{OH}	5.0	-0.52	—	-0.44	-0.88	—	-0.36	—	mAdc
		5.0	-0.52	—	-0.44	-0.88	—	-0.36	—	
		10	-1.3	—	-1.1	-2.25	—	-0.9	—	
		15	-3.6	—	-3.0	-8.8	—	-2.4	—	
	I _{OL}	5.0	0.52	—	0.44	0.88	—	0.36	—	mAdc
		10	1.3	—	1.1	2.25	—	0.9	—	
		15	3.6	—	3.0	8.8	—	2.4	—	
		5.0	-0.52	—	-0.44	-0.88	—	-0.36	—	
Input Current (AL Device)	I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
	I _{in}	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF
	I _{DD}	5.0	—	1.0	—	0.002	1.0	—	30	μAdc
Quiescent Current (AL Device) (Per Package)	I _{DD}	10	—	2.0	—	0.004	2.0	—	60	μAdc
	I _{DD}	15	—	4.0	—	0.006	4.0	—	120	μAdc
	I _{DD}	5.0	—	4.0	—	0.002	4.0	—	30	μAdc
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	10	—	8.0	—	0.004	8.0	—	60	μAdc
	I _{DD}	15	—	16	—	0.006	16	—	120	μAdc
	I _T	5.0	—	$I_T = (0.75 \mu A/kHz)f + I_{DD}$ $I_T = (1.5 \mu A/kHz)f + I_{DD}$ $I_T = (2.3 \mu A/kHz)f + I_{DD}$						μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	10	—	$I_T = (0.75 \mu A/kHz)f + I_{DD}$ $I_T = (1.5 \mu A/kHz)f + I_{DD}$ $I_T = (2.3 \mu A/kHz)f + I_{DD}$						μAdc
	I _T	15	—	$I_T = (0.75 \mu A/kHz)f + I_{DD}$ $I_T = (1.5 \mu A/kHz)f + I_{DD}$ $I_T = (2.3 \mu A/kHz)f + I_{DD}$						μAdc

*T_{low} = -55°C for AL Device, -40°C for CL/CP Device

†High = +125°C for AL Device, +85°C for CL/CP Device

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance

**The formulas given are for the typical characteristics only at 25°C


†To calculate total supply current at loads other than 50 pF

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts
f in kHz is input frequency, and k = 0.002

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

PIN ASSIGNMENT



MC14013B

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V _{DD}	Min	Typ #	Max	Unit
Output Rise and Fall Time						ns
$t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$	t_{TLH}, t_{THL}	5.0	—	100	200	
$t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$		10	—	50	100	
$t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$		15	—	40	80	
Propagation Delay Time	t_{PLH}, t_{PHL}					ns
Clock to Q, \bar{Q}						
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 90 \text{ ns}$		5.0	—	175	350	
$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 42 \text{ ns}$		10	—	75	150	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 25 \text{ ns}$		15	—	50	100	
Set to Q, \bar{Q}						
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 90 \text{ ns}$		5.0	—	175	350	
$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 42 \text{ ns}$		10	—	75	150	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 25 \text{ ns}$		15	—	50	100	
Reset to Q, \bar{Q}						
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 265 \text{ ns}$		5.0	—	350	450	
$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 67 \text{ ns}$		10	—	100	200	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 50 \text{ ns}$		15	—	75	150	
Setup Times**	t_{SU}	5.0 10 15	40 20 15	20 10 7.5	— — —	ns
Hold Times**	t_h	5.0 10 15	40 20 15	20 10 7.5	— — —	ns
Clock Pulse Width	t_{WL}, t_{WH}	5.0 10 15	250 100 70	125 50 35	— — —	ns
Clock Pulse Frequency	f_{cl}	5.0 10 15	— — —	4.0 10 14	2.0 5.0 7.0	MHz
Clock Pulse Rise and Fall Time	t_{TLH}, t_{THL}	5.0 10 15	— — —	— — —	15 5.0 4.0	μs
Set and Reset Pulse Width	t_{WL}, t_{WH}	5.0 10 15	250 100 70	125 50 35	— — —	ns
Removal Times	t_{rem}					
Set						
		5 10 15	80 45 35	0 5 5	— — —	ns
Reset						
		5 10 15	50 30 25	-35 -10 -5	— — —	


*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**Data must be valid for 250 ns with a 5 V supply, 100 ns with 10 V, and 70 ns with 15 V.


6

LOGIC DIAGRAM
(1/2 of Device Shown)




MC14013B

**FIGURE 1 — DYNAMIC SIGNAL WAVEFORMS
(Data, Clock, and Output)**




**FIGURE 2 — DYNAMIC SIGNAL WAVEFORMS
(Set, Reset, Clock, and Output)**




TYPICAL APPLICATIONS

n-STAGE SHIFT REGISTER



BINARY RIPPLE UP-COUNTER (Divide-by- 2^n)



MODIFIED RING COUNTER (Divide-by-(n + 1))

