## **Philips Components-Signetics**

Document No.	853-0599
ECN No.	99807
Date of Issue	June 15, 1990
Status	Product Specification
Application Spec	cific Product

# 83C751/87C751 CMOS single-chip 8-bit microcontroller

#### DESCRIPTION

The Philips 83C751/87C751 offers the advantages of the 80C51 architecture in a small package and at low cost.

The 8XC751 Microcontroller is fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes CMOS latch-up sensitivity.


The 8XC751 contains a 2k x 8 ROM (83C751) EPROM (87C751), a 64 x 8 RAM, 19 I/O lines, a 16-bit auto-reload counter/timer, a five-source, fixed-priority level interrupt structure, a bidirectional inter-integrated circuit (I<sup>2</sup>C) serial bus interface, and an on-chip oscillator.

The on-board inter-integrated circuit (I<sup>2</sup>C) bus interface allows the 8XC751 to operate as a master or slave device on the I<sup>2</sup>C small area network. This capability facilitates I/O and RAM expansion, access to EEPROM, processor-to-processor communication, and efficient interface to a wide variety of dedicated I<sup>2</sup>C peripherals.

#### **FEATURES**

- 80C51 based architecture
- Inter-Integrated Circuit (I<sup>2</sup>C) serial bus interface
- Small package sizes
- 24-pin DIP (300 mil "skinny DIP")
- 28-pin PLCC
- 87C751 available in erasable quartz lid or one-time programmable plastic packages
- · Wide oscillator frequency range
- Low power consumption:
  - Normal operation: less than 11mA @ 5V, 12MHz
  - Idle mode
  - Power-down mode
- 2k × 8 ROM (83C751)
   2k × 8 EPROM (87C751)
- 64 x 8 RAM
- 16-bit auto reloadable counter/timer
- Fixed-rate timer
- Boolean processor
- CMOS and TTL compatible
- Well suited for logic replacement, consumer and industrial applications

#### PIN CONFIGURATION




# 83C751/87C751

## PART NUMBER SELECTION

ROM	EPROM	SPEED	TEMPERATURE AND PACKAGE
	S87C751-1F24	3.5 to 12MHz	0 to +70°C, ceramic DIP
	S87C751-2F24	3.5 to 12MHz	-40 to +85°C, ceramic DIP
	S87C751-4F24	3.5 to 16MHz	0 to +70°C, ceramic DIP
	S87C751-5F24	3.5 to 16MHz	~40 to +85°C, ceramic DIP
S83C751-1N24	S87C751-1N24	3.5 to 12MHz	0 to +70°C, plastic DIP
S83C751-2N24	S87C751-2N24	3.5 to 12MHz	-40 to +85°C, plastic DIP
S83C751-4N24	S87C751-4N24	3.5 to 16MHz	0 to +70°C, plastic DIP
S83C751-5N24	S87C751-5N24	3.5 to 16MHz	-40 to +85°C, plastic DIP
S83C751-1A28	S87C7511A28	3.5 to 12MHz	0 to +70°C, plastic LCC
S83C751-2A28	S87C751-2A28	3.5 to 12MHz	-40 to +85°C, plastic LCC
S83C751-4A28	S87C751-4A28	3.5 to 16MHz	0 to +70°C, plastic LCC
S83C751-5A28	S87C751-5A28	3 5 to 16MHz	-40 to +85°C, plastic LCC

## **BLOCK DIAGRAM**



# 83C751/87C751

## **PIN DESCRIPTION**

PIN NO.		NO.		
MNEMONIC	DIP	LCC	TYPE	NAME AND FUNCTION
Vss	12	14	1	Circuit Ground Potential
Vcc	24	28	- 1	Supply voltage during normal, idle, and power-down operation.
P0.0-P0.2	8–6	9–7	1/0	Port 0: Port 0 is a 3-bit open-drain, bidirectional port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. Port 0 also serves as the serial I <sup>2</sup> C interface. When this feature is activated by software, SCL and SDA are driven low in accordance with the I <sup>2</sup> C protocol. These pins are driven low if the port register bit is written with a 0 or if the I <sup>2</sup> C subsystem presents a 0. The state of the pin can always be read from the port register by the program.
	6	7	N/A	To comply with the I <sup>2</sup> C specification, P0.0 and P0.1 are open drain bidirectional I/O pins with the electrical characteristics listed in the tables that follow. While these differ from "standard TTL" characteristics, they are close enough for the pins to still be used as general-purpose I/O in non-I <sup>2</sup> C applications. Port 0 also provides alternate functions for programming the EPROM memory as follows: $V_{PP}(P0.2) - Programming voltage input.$
	7	8	i ii	OE/PGM (P0.1) – Input which specifies verify mode (output enable) or the program mode. OE/PGM = 1 output enabled (verify mode). OE/PGM = 0 program mode.
	8	9	1	ASEL (P0.0) – Input which indicates which bits of the EPROM address are applied to port 3.  ASEL = 0 low address byte available on port 3.  ASEL = 1 high address byte available on port 3 (only the three least significant bits are used).
	7 8	8 9	1/O 1/O	SDA (P0.1) – 1 <sup>2</sup> C data. SCL (P0.0) – 1 <sup>2</sup> C clock.
P1.0-P1.7	13–20	15–20, 23, 24	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode. Port 1 also serves the special function features of the 80C51 family as listed below:
	18 19 20	20 23 24		INTO (P1.5): External interrupt. INTT (P1.6): External interrupt. TO (P1.7): Timer 0 external input.
P3.0-P3.7	5–1, 23–21	4–1, 6, 27–25	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: It,). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 11-bit address is multiplexed into this port as specified by P0.0/ASEL.
RST	9	11	1	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on RESET using only an external capacitor to $V_{CS}$ . After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and $V_{PP}$ to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input.
X1	11	13	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state.
X2	10	12	0 '	Crystal 2: Output from the inverting oscillator amplifier.

June 15, 1990 423

## 83C751/87C751

#### OSCILLATOR CHARACTERISTICS

X1 and X2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, X1 should be driven while X2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

#### RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V<sub>CC</sub> and RST must come up at the same time for a proper start-up.

#### IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-

down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode, the control bits for the reduced power modes are in the special function register PCON.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	Port 0	Port 1	Port 2
ldle	Data	Data	Data
Power-down	Data	Data	Data

#### DIFFERENCES BETWEEN THE 8XC751 AND THE 80C51

#### **Program Memory**

On the 8XC751, program memory is 2048 bytes long and is not externally expandable, so the 80C51 instructions MOVX, LJMP, and LCALL are not implemented. The only fixed locations in program memory are the addresses at which execution is taken up in response to reset and interrupts, which are as follows:

	Program Memory
Event	Address
Reset	000
External INTO	003
Counter/timer 0	00B
External INT1	013
Timer I	01B
l <sup>2</sup> C serial	023

#### Counter/Timer Subsystem

The 8XC751 has one counter/timer called timer/counter 0. Its operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits with 16 bits of autoload. The controls for this counter are centralized in a single register called TCON.

A watchdog timer, called Timer I, is for use with the I<sup>2</sup>C subsystem. In I<sup>2</sup>C applications,

this timer is dedicated to time-generation and bus monitoring of the I<sup>2</sup>C. In non-I<sup>2</sup>C applications, it is available for use as a fixed timebase.

#### Interrupt Subsystem - Fixed Priority

The IP register and the 2-level interrupt system of the 80C51 are eliminated. Simultaneous interrupt conditions are resolved by a single-level, fixed priority as follows:

Highest priority: Pin INTO

Counter/timer flag 0

Pin INTT

Lowest priority: Serial I2C

#### Serial Communications

The 8XC751 contains an I<sup>2</sup>C serial communications port instead of the 80C51 UART. The I<sup>2</sup>C serial port is a single bit hardware interface with all of the hardware necessary to support multimaster and slave operations. Also included are receiver digital filters and timer (timer I) for communication watch-dog purposes. The I<sup>2</sup>C serial port is controlled through four special function registers; I<sup>2</sup>C control, I<sup>2</sup>C data, I<sup>2</sup>C status, and I<sup>2</sup>C configuration.

#### Special Function Register Addresses

Special function registers for the 8XC751 are identical to those of the 80C51, except for the changes listed below:

80C51 special function registers not present in the 8XC751 are TMOD (89), P2 (A0) and IP (88). The 80C51 registers TH1, TL1, SCON, and SBUF are replaced with the 8XC751 registers RTH, RTL, I2CON, and I2DAT, respectively. Additional special function registers are I2CFG (D8) and I2STA (F8). See Table 2.

Table 2. I<sup>2</sup>C Special Function Register Addresses

REGISTER ADDRESS						BIT AD	DRESS			
NAME	SYMBOL	ADDRESS	MSB		·			LSB		
I <sup>2</sup> C control	IZCON	98	9F	9E	9D	9C	98	9A	99	98
I <sup>2</sup> C data	12DAT	99	T -	T -	_	-	-	-	-	-
I <sup>2</sup> C configuration	12CFG	DB	DF	DE	DD	DC	DB	DA	D9	D8
I <sup>2</sup> C status	I2STA	F8	FF	FE	FD	FC	FB	FA	F9	F8

## 83C751/87C751

#### **ABSOLUTE MAXIMUM RATINGS 1.2.3**

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage from V <sub>CC</sub> to V <sub>SS</sub>	~0.5 to +6.5	V
Voltage from any pin to V <sub>SS</sub> (except V <sub>PP</sub> )	-0.5 to V <sub>CC</sub> + 0.5	٧
Power dissipation	1.0	w
Voltage on V <sub>PP</sub> pin to V <sub>SS</sub>	0 to +13.0	V

#### DC ELECTRICAL CHARACTERISTICS

 $T_A$  = 0°C to +70°C or -40°C to +85°C,  $V_{CC}$  = 5V  $\pm 10\%$  for 87C751,  $V_{CC}$  = 5V  $\pm 20\%$  for 83C751,  $V_{SS}$  = 0V<sup>3</sup>

		TEST	LIM	IITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>IL</sub> V <sub>IH</sub> V <sub>IH1</sub>	Input low voltage, except SDA, SCL Input high voltage, except X1, RST Input high voltage, X1, RST		-0.5 0.2V <sub>CC</sub> +0.9 0.7V <sub>CC</sub>	0.2V <sub>DD</sub> =0.1 V <sub>CC</sub> +0.5 V <sub>CC</sub> +0.5	>>>
V <sub>iL1</sub> V <sub>iH2</sub>	SDA, SCL: Input low voltage Input high voltage		-0.5 0.7V <sub>CC</sub>	0.3V <sub>CC</sub> V <sub>CC</sub> +0.5	Ÿ
V <sub>OL</sub> V <sub>OL1</sub>	Output low voltage, ports 1 and 3 Output low voltage, port 0.2	I <sub>OL</sub> = 1.6mA I <sub>OL</sub> = 3.2mA		0.45 0.45	V
V <sub>OH</sub>	Output high voltage, ports 1 and 3	l <sub>OH</sub> = -60μA, l <sub>OH</sub> = -25μA l <sub>OH</sub> = -10μA	2.4 0.75V <sub>CC</sub> 0.9V <sub>CC</sub>		> > >
V <sub>OL2</sub>	Port 0.0 and 0.1 ( <sup>2</sup> C) - Drivers Output low voltage Driver, receiver combined:	l <sub>OL</sub> = 3mA (over V <sub>CC</sub> range)		0.4	٧
<u>c</u>	Capacitance		<del> </del>	10	рF
l <sub>iL</sub> I <sub>TL</sub> ILI	Logical 0 input current, ports 1 and 3  Logical 1 to 0 transition current, ports 1 and 3 <sup>8</sup> Input leakage current, port 0	$V_{ N} = 0.45V$ $V_{ N} = 2V$ $0.45 < V_{ N} < V_{ CC}$		-50 -650 ±10	μ <b>Α</b> μ <b>Α</b>
R <sub>RST</sub>	Internal pull-down resistor		25	175	kohm
C <sub>IO</sub>	Pin capacitance	Test freq = 1MHz, T <sub>A</sub> = 25°C		10	pF
I <sub>PD</sub>	Power-down current <sup>4</sup>	V <sub>CC</sub> = 2 to V <sub>CC</sub> max		50	μА
V <sub>PP</sub>	V <sub>PP</sub> program voltage (for 87C751 only)	$V_{SS} = 0V$ $V_{CC} = 5V \pm 10\%$ $T_A = 21^{\circ}C$ to 27°C	12.5	13.0	v
Ірр	Program current (for 87C751 only)	V <sub>PP</sub> = 13.0V		10	mA
I <sub>CC</sub>	Supply current (see Figure 3)				

#### NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted
- Power-down I<sub>CC</sub> is measured with all output pins disconnected; port 0 = V<sub>CC</sub>; X2, X1 n.c.; RST = V<sub>SS</sub>.
- Active I<sub>CC</sub> is measured with all output pins disconnected; X1 driven with t<sub>CLCH</sub>, t<sub>CHCL</sub> = 5ns, V<sub>IL</sub> = V<sub>SS</sub> + 0.5V, V<sub>IH</sub> = V<sub>CC</sub> 0.5V; X2 n.c.;
   RST = port 0 = V<sub>CC</sub>. I<sub>CC</sub> will be slightly higher if a crystal oscillator is used.
- Idle I<sub>CC</sub> is measured with all output pins disconnected; X1 driven with t<sub>CLCH</sub>, t<sub>CHCL</sub> = 5ns, V<sub>IL</sub> = V<sub>SS</sub> + 0.5V, V<sub>IH</sub> = V<sub>CC</sub> 0.5V; X2 n.c.; port 0 = V<sub>CC</sub>; RST = V<sub>SS</sub>.
- Load capacitance for ports = 80pF.
- Pins of ports 1 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2V.

June 15, 1990 425

## 83C751/87C751

#### **AC ELECTRICAL CHARACTERISTICS**

 $T_A$  = 0°C to +70°C or -40°C to +85°C,  $V_{CC}$  = 5V ±10% FOR 87C751,  $V_{CC}$  = 5V ±20% FOR 83C751,  $V_{SS}$  = 0V<sup>3,7</sup>

SYMBOL	PARAMETER	12MHz	CLOCK	VARIABL		
		MIN	MAX	MIN	MAX	TINU
1/tclcL	Oscillator frequency:			3.5 3.5 0.5	12 16 12	MHz MHz MHz
External Cloc	k (Figure 1)	<u> </u>				•
<b>с</b> нсх	High time	20		20	-,-	ns
tclcx	Low time	20		20	_	ns
ССН	Rise time		20		20	ns
*CHCL	Fall time		20		20	ns

#### **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

C - Clock

D - Input data


H - Logic level high


L - Logic level low

Q - Output data


T - Time V - Valid

X – No longer a valid logic level
 Z – Float





# 83C751/87C751



June 15, 1990 427

## 83C751/87C751

#### PROGRAMMING CONSIDERATIONS

#### **EPROM Characteristics**

The 87C751 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C451 and 87C51. It differs from these devices in that a serial data stream is used to place the 87C751 in the programming mode.

Figure 4 shows a block diagram of the programming configuration for the 87C751. Port pin P0.2 is used as the programming voltage supply input (V<sub>PP</sub> signal). Port pin P0.1 is used as the program (PGW) signal. This pin is used for the 25 programming pulses.

Port 3 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 3 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally, the high address should remain on port 3 for at least two clock cycles after ASEL is driven low. Port 3 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low byte placed on port 3 is held stable and ASEL is kept low. Note: ASEL needs to be pulsed high only to change the high byte of the ad-

Port 1 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 3.

The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C751 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input, X1.

#### **Programming Operation**

Figures 5 and 6 show the timing diagrams for the program/verify cycle. RESET should initially be held high for at least two machine cycles. P0.1 (PGMV) and P0.2 (Vpp) will be at VoH as a result of the RESET operation. At this point, these pins function as normal quasi-bidirectional I/O ports and the programming equipment may pull these lines low.

However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high ( $V_{\rm IH}$ ). The RESET pin may now be used as the serial data input for the data stream which places the 87C751 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the time that the clock is low. Following transmission of the last data bit, the RESET pin should be held low

Next the address information for the location to be programmed is placed on port 3 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output.

A high voltage  $V_{PP}$  level is then applied to the  $V_{PP}$  input (P0.2). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 1. This is followed by a series of programming pulses applied to the PGM/ pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGW signal should remain high.

The V<sub>PP</sub> signal may now be driven to the V<sub>QH</sub> level, placing the 87C751 in the verify mode. (Port 1 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 1.

The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers, driving the  $V_{PP}$  pin to the  $V_{PP}$  voltage level, providing the byte to be programmed to Port1 and issuing the 26 programming pulses on the PGM/pin, bringing  $V_{PP}$  back down to the  $V_C$  level and verifying the byte.

#### **Programming Modes**

The 87C751 has four programming features incorporated within its EPROM array. These include the USER EPROM for storage of the application's code, a 16-byte encryption key array and two security bits. Programming and verification of these four elements are selected by a combination of the serial data stream applied to the RESET pin and the voltage levels applied to port pins P0.1 and P0.2. The various combinations are shown in Table 3.

## **Encryption Key Table**

The 87C751 includes a 16-byte EPROM array that is programmable by the end user. The contents of this array can then be used to encrypt the program memory contents during a program memory verify operation. When a program memory verify operation is

428

performed, the contents of the program memory location is XNOR'ed with one of the bytes in the 16-byte encryption table. The resulting data pattern is then provided to port 1 as the verify data. The encryption mechanism can be disable, in essence, by leaving the bytes in the encryption table in their erased state (FFH) since the XNOR product of a bit with a logical one will result in the original bit. The encryption bytes are mapped with the code memory in 16-byte groups, the first byte in code memory will be encrypted with the first byte in the encryption table; the second byte in code memory will be encrypted with the second byte in the encryption table and so forth up to and including the 16the byte. The encryption repeats in 16-byte groups; the 17th byte in the code memory will be encrypted with the first byte in the encryption table, and so forth.

#### Security Bits

Two security bits, security bit 1 and security bit 2, are provided to limit access to the USER EPROM and encryption key arrays. Security bit 1 is the program inhibit bit, and once programmed performs the following functions:

- Additional programming of the USER EPROM is inhibited.
- Additional programming of the encryption key is inhibited.
- Verification of the encryption key is inhibited.
- Verification of the USER EPROM and the security bit levels may still be performed.

(If the encryption key array is being used, this security bit should be programmed by the user to prevent unauthorized parties from reprogramming the encryption key to all logical zero bits. Such programming would provide data during a verify cycle that is the logical complement of the USER EPROM contents)

Security bit 2, the verify inhibit bit, prevents verification of both the USER EPROM array and the encryption key arrays. The security bit levels may still be verified.

### Programming and Verifying Security Bits

Security bits are programmed employing the same techniques used to program the USER EPROM and KEY arrays using serial data streams and logic levels on port pins indicated in Table 3. When programming either security bit, it is not necessary to provide address or data information to the 87C751 on ports 1 and 3.

Verification occurs in a similar manner using the RESET serial stream shown in Table 3.

## 83C751/87C751

Port 3 is not required to be driven and the results of the verify operation will appear on ports 1.6 and 1.7.

Ports 1.7 contains the security bit 1 data and is a logical one if programmed and a logical zero if erased. Likewise, P1.6 contains the security bit 2 data and is a logical one if programmed and a logical zero if erased.

#### **Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths

shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent crasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Flourless part number 2345–5 or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 3. Implementing Program/Verify Modes

OPERATION	SERIAL CODE	P0.1 (PGM/)	P0.2 (V <sub>PP</sub> )
Program user EPROM	296H		V <sub>PP</sub>
Verify user EPROM	296H	V <sub>IH</sub>	V <sub>IH</sub>
Program key EPROM	292H	*	V <sub>PP</sub>
Verify key EPROM	292H	VIH	V <sub>IH</sub>
Program security bit 1	29AH	_**	V <sub>PP</sub>
Program security bit 2	298H	*	$V_{PP}$
Verify security bits	29AH	V <sub>IH</sub>	V <sub>IH</sub>

#### NOTE:

#### **EPROM PROGRAMMING AND VERIFICATION**

 $T_A = 21^{\circ}C$  to +27°C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	MIN	MAX	UNIT
1/t <sub>CLCL</sub>	Oscillator/clock frequency	1.2	6	MHz
tavgl*	Address setup to P0.1 (PROG-) low	10μs + 24t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address hold after P0.1 (PROG-) high	48t <sub>CLCL</sub>		
toval	Data setup to P0.1 (PROG-) low	38t <sub>CLCL</sub>		
<sup>t</sup> ovgl	Data setup to P0.1 (PROG-) low	38t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after P0.1 (PROG) high	36t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> setup to P0.1 (PROG–) low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> hold after P0.1 (PROG-)	10		μѕ
<sup>t</sup> GLGH	P0.1 (PROG-) width	90	110	μs
tavov**	V <sub>PP</sub> low (V <sub>CC</sub> ) to data valid		48t <sub>CLCL</sub>	
<sup>t</sup> GHGL	P0.1 (PROG-) high to P0.1 (PROG-) low	10		μѕ
t <sub>SYNL</sub>	P0.0 (sync pulse) low	4t <sub>CLCL</sub>		
t <sub>SYNH</sub>	P0.0 (sync pulse) high	8t <sub>CLCL</sub>		
<sup>t</sup> MASEL	ASEL high time	13t <sub>CLCL</sub>		i
<sup>‡</sup> MAHLD	Address hold time	2t <sub>CLCL</sub>		
HASET	Address setup to ASEL	13t <sub>CLCL</sub>		
t <sub>ADSTA</sub>	Low address to address stable	13t <sub>CLCL</sub>		

#### NOTES:

<sup>\*</sup>Pulsed from VIH to VIL and returned to VIH.

<sup>\*</sup>Address should be valid at least 24t<sub>CLCL</sub> before the rising edge of P0.2 (V<sub>PP</sub>).

<sup>\*\*</sup>For a pure verify mode, i.e., no program mode in between, tavov is 14t<sub>CLCL</sub> maximum

# 83C751/87C751

