

STK10C68-M CMOS nvSRAM High Performance 8K x 8 Nonvolatile Static RAM MIL-STD-833/SMD 5962 - 93056


FEATURES

- 30, 35, 45 and 55ns Access Times
- 15, 20 and 25ns Output Enable Access
- · Unlimited Read and Write to SRAM
- · Hardware STORE Initiation
- Automatic STORE Timing
- 10⁴ or 10⁵ STORE cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic RECALL on Power Up
- · Hardware RECALL Initiation
- Unlimited RECALL cycles from EEPROM
- · Single 5V±10% Operation
- · Available in multiple standard packages

DESCRIPTION

The Simtek STK10C68-M is a fast static RAM (30, 35, 45 and 55ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data may easily be transferred from the SRAM to the EEPROM (STORE), or from the EEPROM to the SRAM (RECALL) using the NE pin. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK10C68 features industry standard pinout for nonvolatile RAMs in a 28-pin 300 mil ceramic DIP, and 28-pad LCC packages. Commercial and industrial temperature devices are also available.



ABSOLUTE MAXIMUM RATINGS^a

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)$

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
lcc, b	Average V _{CC} Current		85	mA	t _{AVAV} = 30ns
'			80	mA	t _{AVAV} = 35ns
			75	mA	t _{AVAV} = 45ns
			70	mA	t _{AVAV} = 55ns
lcc2 d	Average V _{CC} Current		50	mA	E ≥ (V _{CC} - 0.2V)
_	during STORE cycle				all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
l _{SB1} c	Average V _{CC} Current		30	mΑ	t _{AVAV} = 30ns
,	(Standby, Cycling TTL Input Levels)		27	mA	t _{AVAV} = 35ns
			23	m A	t _{AVAV} = 45ns
			20	mA	t _{AVAV} = 55ns
					E ≥ V _{IH} ; all others cycling
I _{SB2} c	Average V _{CC} Current		2	mA	E ≥ (V _{CC} - 0.2V)
-	(Standby, Stable CMOS Input Levels)				all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
lılk	Input Leakage Current (Any Input)		±1	μA	V _{CC} = max
					VIN = VSS to VCC
l _{ouk}	Off State Output Leakage Current		±5	μA	V _{CC} = max
					V _{IN} = V _{SS} to V _{CC}
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} +.5	. V	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	٧	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		٧	l _{OUT} = -4mA
V _{OL}	Output Logic "0" Voltage		0.4	٧	I _{OUT} = 8mA
TA	Operating Temperature	-55	125	ပို	

Note b: ICC, is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing Ē≥ V_{IH} will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: ICC2 is the average current required for the duration of the store cycle (tSTORE) after the sequence (twc) that initiates the cycle.

AC TEST CONDITIONS

Input Pulse Levels
Input Rise and Fall Times ≤ 5ns
Input and Output Timing Reference Levels1.5V
Output Load See Figure 1

CAPACITANCE (T_A=25°C, f=1.0MHz)e

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	Input Capacitance	5	pF	ΔV = 0 to 3V
Cout	Output Capacitance	7	pF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

,, <u>,</u>	SYMBO	LS		STK100	68-30M	STK100	C68-35M	STK100	C68-45M	STK100	C68-55M	l
NO.	#1, #2	AJt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	† _{ELOV}	tacs	Chip Enable Access Time		30		35		45		55	ns
2	tavave9	t _{RC}	Read Cycle Time	30		35		45		55		ns
3	t _{AVQV} h	taa	Address Access Time		30		35		45		55	ns
4	t _{GLOV}	t _{OE}	Output Enable to Data Valid		15	_	20		25	_	25	ns
5	taxox	t _{он}	Output Hold After Address Change	5		5		5		5		ns
6	tELOX	t _{LZ}	Chip Enable to Output Active	5				5		5		ns
7	t _{EHQZ} I	t _{HZ}	Chip Disable to Output Inactive	_	15	5	17		20		25	ns
8	t _{GLOX}	toLZ	Output Enable to Output Active	0		0		0		0		ns
9	t _{GHQZ} i	tonz	Output Disable to Output Inactive		15	_	17		20		25	ns
10	t _{ELICCH} *	t _{PA}	Chip Enable to Power Active	0		0		0		0		ns
11	tEHICCL ^{C,0}	tps	Chip Disable to Power Standby		25		25	_	25		25	ns
11A	t _{whov}	t _{WR}	Write Recovery Time	_	35		45		55		65	ns


Note c: Bringing \overline{E} high will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note e: Parameter guaranteed but not tested. Note f: NE must be high during entire cycle.


Note g: For READ CYCLE #1 and #2, W and NE must be high for entire cycle.

Note h: Device is continuously selected with \overline{E} low and \overline{G} low. Note i: Measured \pm 200mV from steady state output voltage.

READ CYCLE #1 f,g,h



READ CYCLE #2 f,g



WRITE CYCLES #1 & #2; G high (this table is effective 3/31/94)

 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBOLS			 	STK10C68-30M		STK10C68-35M		STK10C68-45M		STK10C68-55M		UNITS
NO.	#1	#2	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	† _{AVAVW}	1 _{AVAVW}	1 _{WC}	Write Cycle Time	30		35		45		55		ns
13	^t wLWH	twLEH	^t wp	Write Pulse Width	25		30		35		45		ns
14	t _{ELWH}	t _{ELEH}	tcw	Chip Enable to End of Write	25		30		35		45		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	15		18		20		30		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	25		30		35		45		ns
18	t _{AVWL}	†AVEL	tAS	Address Set-up to Start of Write	0		0		0		0		ns
19	t _{WHAX}	1 _{EHAX}	t _{WR}	Address Hold After End of Write	0		0		0		0		ns

WRITE CYCLES #1 & #2; G low

	SY	SYMBOLS			STK10C68-30M		STK10C68-35M		STK10C68-45M		STK10C68-55M		
NO.	#1	#2	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	TAVAVW	tavavw	t _{wc}	Write Cycle Time	45		45		45		55		ns
13	^t wLWH	twleh	t _{WP}	Write Pulse Width	35		35		35		45		ns
14	t _{ELWH}	t _{ELEH}	tcw	Chip Enable to End of Write	35		35		35		45		ns
15	† _{DVWH}	toveh	tow	Data Set-up to End of Write	30		30		30		30		ns
16	t _{whox}	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		0		ns
17	tavwh	taven	taw	Address Set-up to End of Write	35		35		35	ì	45		ns
18	t _{AVWL}	tavel	tas	Address Set-up to Start of Write	0		0		0		0		ns
19	twhax	t _{EHAX}	twn	Address Hold After End of Write	0		0		0		0		ns
20	t _{WLQZ} i,m		t _{wz}	Write Enable to Output Disable		35		35		35		35	ns
21	twnoz		tow	Output Active After End of Write	5		5		5		5		ns


Note f: NE must be ≥ V_{IH} during entire cycle.

Note i: Measured ± 200mV from steady state output voltage.


Note k: E or W must be ≥ V_{IH} during address transitions.

Note m: If W is low when E goes low, the outputs remain in the high impedance state.

WRITE CYCLE #1: W CONTROLLED f,k



WRITE CYCLE #2: E CONTROLLED f,k



NONVOLATILE MEMORY OPERATION

MODE SELECTION

Ē	W	G	NE	MODE	POWER
н	Х	Х	Х	Not Selected	Standby
L	н	L	н	Read RAM	Active
L	L	х	н	Write RAM	Active
L	Н	L	L	Nonvolatile RECALL ⁿ	Active
L	L	н	L	Nonvolatile STORE	lcc ₂
L	L	L	L	No operation	Active
L	н	н	x		

STORE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBOLS			DADAMETED			
NO.	#1	#2	Alt	PARAMETER	MIN	MAX	UNITS
22	tw.cax ^p	t _{ELOXS}	t _{STORE}	STORE Cycle Time		12	ms
23	t _{WLNH} q	t _{ELNHS}	t _{wc}	STORE Initiation Cycle Time	35		ns
24	t _{GHNL}			Output Disable Set-up to NE Fall	0		пв
25	_	t _{GHEL}		Output Disable Set-up to E Fall	0		ns
26	t _{NLWL}	t _{NLEL}		NE Set-up	0		ns
27	t _{ELWL}			Chip Enable Set-up	0		ns
28		t _{WLEL}		Write Enable Set-up	0		ns


Note n: An automatic RECALL also takes place at power up, starting when V_{CC} exceeds 3.8V, and taking t_{RECALL} from the time at which V_{CC} exceeds 4.5V. V_{CC} must not drop below 3.8V once it has exceeded it for the RECALL to function properly.

Note o: If E is low for any period of time in which W is high and G and NE are low, then a RECALL cycle may be initiated.


Note p: Measured with W and NE both returned high, and G returned low. Note that STORE cycles are inhibited/aborted by V_{CC} < 3.8V (STORE inhibit).

Note q: Once two has been satisfied by $\overline{\text{NE}}$, $\overline{\text{G}}$, $\overline{\text{W}}$ and $\overline{\text{E}}$, the STORE cycle is completed automatically. Any of $\overline{\text{NE}}$, $\overline{\text{G}}$, $\overline{\text{W}}$ or $\overline{\text{E}}$ may be used to terminate the STORE initiation cycle.

STORE CYCLE #1: W CONTROLLED°



STORE CYCLE #2: E CONTROLLED°



RECALL CYCLES #1, #2 & #3

 $(V_{CC} = 5.0V \pm 10\%)$


	SYMBOLS			PARAMETER		T.,,,,	
NO.	#1	#2	#3	PAHAMEI ER	MIN	MAX	UNITS
29	t _{NLQX} r	† _{ELOXR}	t _{GLOXR}	RECALL Cycle Time		25	дв
30	^t NLNH ⁸	[†] ELNHR	[‡] GLNH	RECALL Initiation Cycle Time	35		ns
31		t _{NLEL}	t _{NLGL}	NE Set-up	0		ns
32	[‡] GLNL	t _{GLEL}		Output Enable Set-up	0		ns
33	t _{WHNL}	^t WHEL	t _{WHGL}	Write Enable Set-up	0		ns
34	t _{ELNL}		t _{ELGL}	Chip Enable Set-up	0		ns.
35	^t NLQZ			NE Fall to Outputs Inactive		35	ns

Note r: Measured with \overline{W} and \overline{NE} both high, and \overline{G} and \overline{E} low.


Note s: Once t_{NLNH} has been satisfied by NE, G, W and E, the RECALL cycle is completed automatically. Any of NE, G or E may be used to terminate the RECALL initiation cycle.

Note t: If W is low at any point in which both E and NE are low and G is high, then a STORE cycle will be initiated instead of a RECALL.


RECALL CYCLE #1: NE CONTROLLED®



RECALL CYCLE #2: E CONTROLLED°



RECALL CYCLE #3: G CONTROLLEDO,t



DEVICE OPERATION

The STK10C68-M has two modes of operation: SRAM mode and nonvolatile mode, determined by the state of the $\overline{\text{NE}}$ pin. When in SRAM mode, the memory operates as an ordinary static RAM. While in nonvolatile mode, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM.

SRAM READ

The STK10C68-M performs a READ cycle whenever \overline{E} and \overline{G} are LOW and \overline{NE} and \overline{W} are HIGH. The address specified on pins A_{0-12} determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ CYCLE #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought HIGH or \overline{W} or \overline{NE} is brought LOW.

SRAM WRITE

A write cycle is performed whenever \overline{E} and \overline{W} are LOW and \overline{NE} is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} go HIGH at the end of the cycle. The data on pins DQ_{0-7} will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left LOW, internal circuitry will turn off the output buffers t_{WLOZ} after \overline{W} goes LOW.

NONVOLATILE STORE

A STORE cycle is performed when $\overline{\text{NE}}$, $\overline{\text{E}}$ and $\overline{\text{W}}$ are LOW and $\overline{\text{G}}$ is HIGH. While any sequence to achieve this state will initiate a STORE, only $\overline{\text{W}}$ initiation (STORE CYCLE #1) and $\overline{\text{E}}$ initiation (STORE CYCLE #2) are practical without risking an unintentional SRAM WRITE that would disturb SRAM data. During a STORE cycle, previous nonvolatile data is erased and the SRAM contents are then programmed into nonvolatile elements. Once a STORE cycle is initiated, further input

and output is disabled and the DQ_{0-7} pins are tri-stated until the cycle is completed.

If E and G are LOW and W and NE are HIGH at the end of the cycle, a READ will be performed and the outputs will go active, signaling the end of the STORE.

HARDWARE PROTECT

The STK10C68-M offers two levels of protection to suppress inadvertent STORE cycles. If the control signals (\overline{E} , \overline{G} , \overline{W} , and \overline{NE}) remain in the STORE condition at the end of a STORE cycle, a second STORE cycle will not be started. The STORE (or RECALL) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, the STK10C68-M offers hardware protection through V_{CC} Sense. A STORE cycle will not be initiated, and one in progress will discontinue, if V_{CC} goes below 3.8V. 3.8V is a typical, characterized value.


NONVOLATILE RECALL

A RECALL cycle is performed when \overline{E} , \overline{G} , and \overline{NE} are LOW and \overline{W} is HIGH. Like the STORE cycle, RECALL is initiated when the last of the four clock signals goes to the RECALL state. Once initiated, the RECALL cycle will take t_{NLOX} to complete, during which all inputs are ignored. When the RECALL completes, any READ or WRITE state on the input pins will take effect.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

Like the STORE cycle, a transition must occur on some control pin to cause a recall, preventing inadvertent multi-triggering. On power-up, once $V_{\rm CC}$ exceeds the $V_{\rm CC}$ sense voltage of 3.8V, a RECALL cycle is automatically initiated. The voltage on the $V_{\rm CC}$ pin must not drop below 3.8V once it has risen above it in order for the RECALL to operate properly. Due to this automatic RECALL, SRAM operation cannot commence until $t_{\rm NLOX}$ after $V_{\rm CC}$ exceeds 3.8V. 3.8V is a typical, characterized value.

ORDERING INFORMATION



NOTES		
NOTES		