

120-OUTPUT TFT-LCD SOURCE DRIVER**DESCRIPTION**

The μ PD16405 is a source driver for a TFT liquid-crystal panel. The internal configuration comprises a multiplexer circuit which is compatible with various kinds of color filters, a shift register which generates the sampling timing, and a sample-and-hold circuit which samples the analog voltage. There are two sample-and-hold circuits which perform sampling and holding alternately. Thus, it is ideal for a line-sequential scanning type color liquid-crystal TV. Low power consumption can be achieved by stopping driver operation during vertical intervals.

Either the μ PD16422 or μ PD16446 (slim type) can be used as the gate driver.

FEATURES

- Two on-chip sample-and-hold circuits
- Wide dynamic range (10.5 V MIN., at $V_{DD2} = 15$ V)
- Small output deviation between pins (deviation between chip pins: ± 50 mV MAX.)
- Stripe, mosaic, delta array color filter compatibility using the on-chip multiplexer
- On-chip power save circuit
- Switchable between right and left shift using the R/L pin
- High-density mounting capability (TCP)


ORDERING INFORMATION

Part Number	Package	Quality Grade
μ PD16405N-xxx	TCP (TAB package)	Standard


TCP packages must be custom ordered and so consult with your NEC sales representative.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

BLOCK DIAGRAM



SAMPLE-AND-HOLD CIRCUIT AND OUTPUT CIRCUIT



PIN DESCRIPTION (1/2)

PAD No.	Symbol	Pin Name	Function Description												
6 5 4	C ₁ C ₂ C ₃	Video signal input	Video signal (analog) input. The R, G, and B video signals are input. The input video signals pass through the multiplexer and after they are sampled and held, they are output from the video signal outputs H ₁ to H ₁₂₀ .												
21 to 140	H ₁ to H ₁₂₀	Video signal output	Video signal output pins. The sampled-and-held signals are output during the horizontal period.												
20 1	STHR STHL	Cascade pulse input	Sample-and-hold timing start pulse input pins. For a right shift, STHR is the input pin and STHL is the output pin, and for a left shift, STHL is the input pin and the STHR is the output pin. After INH rises, the start pulse should be input after 4 clocks.												
19	SEL	Output retention current selection input	Video signal high-level output current (output retention current) is switched. SEL = H ; I _{VOH} = -30 μA TYP. SEL = L ; I _{VCH} = -8 μA TYP.												
16	CLI	Shift clock input	At the rising edge, the start pulse is read, and at each edge, the video signal is sampled in the sample-and-hold circuit.												
15	INH	Inhibit input	When this pin is high level, the video signal output is driven high and the pixels in the panel are pre-charged. At the falling edge it switches the multiplexer and the two sample-and-hold circuits.												
13	RESET	Reset input	When this pin is high level, the selection counter of the multiplexer circuit and two sample-and-hold circuits are reset. After a reset, the multiplexer is OFF, therefore the video signal should be input after INH pulse is input one time. If the video signal is input without inputting the INH pulse, sampling is not performed.												
14	ST	Power save input	When this pin is driven high, all of the video signal output is driven high, and the bias current of the analog circuit is reduced. By driving it high during the vertical interval, it is possible to reduce the consumption current.												
10	MP/TH	Multiplexer circuit switching input (1)	Using combinations of MP/TH and MP/1.5, the multiplexer is compatible with three different kinds of color filter arrays. <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>Mode</th> <th>MP/TH</th> <th>MP/1.5</th> </tr> </thead> <tbody> <tr> <td>Mosaic array</td> <td>H</td> <td>L</td> </tr> <tr> <td>Delta array</td> <td>H</td> <td>H</td> </tr> <tr> <td>Stripe array</td> <td>L</td> <td>L</td> </tr> </tbody> </table> Do not select the combination MP/TH = L and MP/1.5 = H.	Mode	MP/TH	MP/1.5	Mosaic array	H	L	Delta array	H	H	Stripe array	L	L
Mode	MP/TH	MP/1.5													
Mosaic array	H	L													
Delta array	H	H													
Stripe array	L	L													
11	MP/1.5	Multiplexer circuit switching input (2)													
12	R/L	Shift direction switching input	R/L = H: Right shift: STHR → H ₁ → H ₁₂₀ → STHL R/L = L: Left shift: STHL → H ₁₂₀ → H ₁ → STHR												


PIN DESCRIPTION (2/2)

PAD No.	Symbol	Pin Name	Function Description
9	V _{DD1}	Logic system power supply	5 V ± 10 %
3, 7	V _{DD2}	Driver system power supply	12 V to 18 V
2, 8, 18	V _{SS}	Ground	Should be connected to the system ground.

- Cautions**
1. To prevent latch up breakdown, the power should be turned ON in the order, V_{DD1}, logic input, V_{DD2}, video signal input. It should be turned OFF in the opposite order. This relationship should be followed during transition periods as well.
 2. The delay time between the clock and the internal sampling pulse SHP_n is approximately 15 to 30 ns (typical distribution at V_{DD1} = 5 V, and 25 °C). Therefore, the video input signal should be delayed the amount of the delay time after the clock.
 3. Be sure not to change the video input signal during a sampling period. The video input frequency of this product is designed to be 3.3 MHz maximum, and so if a faster video signal is input, errors in the display may occur.

PAD LOCATION

Chip Size: 11.40 × 3.03 mm²



PAD COORDINATES (UNIT: μm) (1/2)

PAD No.	Symbol	X-Coordinate	Y-Coordinate	PAD No.	Symbol	X-Coordinate	Y-Coordinate
1	STHL	-1345.75	-1375.62	43	H23	+5108.12	-1375.62
2	VSS2	-1174.75	-1375.62	44	H24	+5258.12	-1375.62
3	VDD2	-1003.75	-1375.62	45	H25	+5258.12	+1375.62
4	C3	-795.50	-1375.62	46	H26	+5108.12	+1375.62
5	C2	-645.50	-1375.62	47	H27	+4958.12	+1375.62
6	C1	-495.50	-1375.62	48	H28	+4808.12	+1375.62
7	VDD2	-345.50	-1375.62	49	H29	+4658.12	+1375.62
8	VSS1	-189.87	-1375.62	50	H30	+4508.12	+1375.62
9	VDD1	-38.87	-1375.62	51	H31	+4358.12	+1375.62
10	MP/TH	+111.12	-1375.62	52	H32	+4208.12	+1375.62
11	MP/1.5	+261.12	-1375.62	53	H33	+4058.12	+1375.62
12	R/L	+411.12	-1375.62	54	H34	+3908.12	+1375.62
13	RESET	+561.12	-1375.62	55	H35	+3758.12	+1375.62
14	ST	+711.12	-1375.62	56	H36	+3608.12	+1375.62
15	INH	+861.12	-1375.62	57	H37	+3458.12	+1375.62
16	CLI	+1011.12	-1375.62	58	H38	+3308.12	+1375.62
17	VDD2	+1161.12	-1375.62	59	H39	+3158.12	+1375.62
18	VSS2	+1311.12	-1375.62	60	H40	+3008.12	+1375.62
19	SEL	+1461.12	-1375.62	61	H41	+2858.12	+1375.62
20	STHR	+1611.12	-1375.62	62	H42	+2708.12	+1375.62
21	H1	+1808.12	-1375.62	63	H43	+2558.12	+1375.62
22	H2	+1958.12	-1375.62	64	H44	+2408.12	+1375.62
23	H3	+2108.12	-1375.62	65	H45	+2258.12	+1375.62
24	H4	+2258.12	-1375.62	66	H46	+2108.12	+1375.62
25	H5	+2408.12	-1375.62	67	H47	+1958.12	+1375.62
26	H6	+2558.12	-1375.62	68	H48	+1808.12	+1375.62
27	H7	+2708.12	-1375.62	69	H49	+1658.12	+1375.62
28	H8	+2858.12	-1375.62	70	H50	+1508.12	+1375.62
29	H9	+3008.12	-1375.62	71	H51	+1358.12	+1375.62
30	H10	+3158.12	-1375.62	72	H52	+1208.12	+1375.62
31	H11	+3308.12	-1375.62	73	H53	+1058.12	+1375.62
32	H12	+3458.12	-1375.62	74	H54	+908.12	+1375.62
33	H13	+3608.12	-1375.62	75	H55	+758.12	+1375.62
34	H14	+3758.12	-1375.62	76	H56	+608.12	+1375.62
35	H15	+3908.12	-1375.62	77	H57	+458.12	+1375.62
36	H16	+4058.12	-1375.62	78	H58	+308.12	+1375.62
37	H17	+4208.12	-1375.62	79	H59	+158.12	+1375.62
38	H18	+4358.12	-1375.62	80	H60	+8.12	+1375.62
39	H19	+4508.12	-1375.62	81	H61	-141.87	+1375.62
40	H20	+4658.12	-1375.62	82	H62	-291.87	+1375.62
41	H21	+4808.12	-1375.62	83	H63	-441.87	+1375.62
42	H22	+4958.12	-1375.62	84	H64	-591.87	+1375.62

PAD COORDINATES (UNIT: μm) (2/2)

PAD No.	Symbol	X-Coordinate	Y-Coordinate	PAD No.	Symbol	X-Coordinate	Y-Coordinate
85	H65	-741.87	+1375.62	113	H93	-4941.87	+1375.62
86	H66	-891.87	+1375.62	114	H94	-5091.87	+1375.62
87	H67	-1041.87	+1375.62	115	H95	-5241.87	+1375.62
88	H68	-1191.87	+1375.62	116	H96	-5241.87	-1375.62
89	H69	-1341.87	+1375.62	117	H97	-5091.87	-1375.62
90	H70	-1491.87	+1375.62	118	H98	-4941.87	-1375.62
91	H71	-1641.87	+1375.62	119	H99	-4791.87	-1375.62
92	H72	-1791.87	+1375.62	120	H100	-4641.87	-1375.62
93	H73	-1941.87	+1375.62	121	H101	-4491.87	-1375.62
94	H74	-2091.87	+1375.62	122	H102	-4341.87	-1375.62
95	H75	-2241.87	+1375.62	123	H103	-4194.87	-1375.62
96	H76	-2391.87	+1375.62	124	H104	-4041.87	-1375.62
97	H77	-2541.87	+1375.62	125	H105	-3891.87	-1375.62
98	H78	-2691.87	+1375.62	126	H106	-3741.87	-1375.62
99	H79	-2841.87	+1375.62	127	H107	-3591.87	-1375.62
100	H80	-2991.87	+1375.62	128	H108	-3441.87	-1375.62
101	H81	-3141.87	+1375.62	129	H109	-3291.87	-1375.62
102	H82	-3291.87	+1375.62	130	H110	-3141.87	-1375.62
103	H83	-3441.87	+1375.62	131	H111	-2991.87	-1375.62
104	H84	-3591.87	+1375.62	132	H112	-2841.87	-1375.62
105	H85	-3741.87	+1375.62	133	H113	-2691.87	-1375.62
106	H86	-3891.87	+1375.62	134	H114	-2541.87	-1375.62
107	H87	-4041.87	+1375.62	135	H115	-2391.87	-1375.62
108	H88	-4191.87	+1375.62	136	H116	-2241.87	-1375.62
109	H89	-4341.87	+1375.62	137	H117	-2091.87	-1375.62
110	H90	-4491.87	+1375.62	138	H118	-1941.87	-1375.62
111	H91	-4641.87	+1375.62	139	H119	-1791.87	-1375.62
112	H92	-4791.87	+1375.62	140	H120	-1641.87	-1375.62

DESCRIPTION OF FUNCTIONS

1. MULTIPLEXER CIRCUIT

The R, G, and B video signals that are input to pins C₁, C₂, and C₃ according to the pixel array of the liquid-crystal display are switched and output to pins H₁ to H₁₂₀. It is possible to select either a strip array, mosaic array, or delta array according to the combination of pins MP/TH and MP/1.5

1.1 STRIPE ARRAY MODE (MP/TH = L, MP/1.5 = L)


Stripe array can be handled. In this mode, the multiplexer circuit is set to through.

Operation Table

Line No. (No. of INH)	RESET	INH	H ₁ (H ₁₂₀)	H ₂ (H ₁₁₉)	H ₃ (H ₁₁₈)	H ₄ (H ₁₁₇)	H ₁₁₉ (H ₂)	H ₁₂₀ (H ₁)
0	H	L	Sampling C ₁ (C ₃)	Sampling C ₂ (C ₂)	Sampling C ₃ (C ₁)	Sampling C ₁ (C ₂)	Sampling C ₂ (C ₃)	Sampling C ₃ (C ₁)
1	L	↑	Output C ₁ (C ₃)	Output C ₂ (C ₂)	Output C ₃ (C ₁)	Output C ₁ (C ₂)	Output C ₂ (C ₃)	Output C ₃ (C ₁)
2	L	↑	Output C ₁ (C ₃)	Output C ₂ (C ₂)	Output C ₃ (C ₁)	Output C ₁ (C ₃)	Output C ₂ (C ₃)	Output C ₃ (C ₁)
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮


Values inside the brackets () are for left shift.

Timing Chart for Stripe Array



The timing is the same for pins other than Ho1 (Ho120). For information about the data, refer to the output status (operation table).

Example of Pixel Layout Multiplexer Operation for Stripe Array




1.2 MOSAIC ARRAY MODE (MP/TH = H, MP/1.5 = L)

Mosaic array (1 pixel shift) can be handled.


Operation Table

Line No. (No. of INH)	RESET	INH	H ₁ (H ₁₂₀)	H ₂ (H ₁₁₉)	H ₃ (H ₁₁₈)	H ₄ (H ₁₁₇)	H ₁₁₉ (H ₂)	H ₁₂₀ (H ₁)
0	H	L	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
1	L	↑	Sampling C ₂ (C ₃)	Sampling C ₃ (C ₂)	Sampling C ₁ (C ₁)	Sampling C ₂ (C ₃)	Sampling C ₃ (C ₂)	Sampling C ₁ (C ₁)
2	L	↑	Output C ₂ (C ₃)	Output C ₃ (C ₂)	Output C ₁ (C ₁)	Output C ₂ (C ₃)	Output C ₃ (C ₂)	Output C ₁ (C ₁)
3	L	↑	Output C ₃ (C ₂)	Output C ₁ (C ₁)	Output C ₂ (C ₃)	Output C ₃ (C ₂)	Output C ₁ (C ₂)	Output C ₂ (C ₃)
4	L	↑	Output C ₁ (C ₁)	Output C ₂ (C ₃)	Output C ₃ (C ₂)	Output C ₁ (C ₁)	Output C ₂ (C ₂)	Output C ₃ (C ₂)
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮

Values in brackets () are for a left shift.



Timing Chart for Mosaic Array




1.3 DELTA ARRAY MODE (MP/TH = H, MP/1.5 = H)

Delta array (half pixel shift) can be handled.


Operation Table

Line No. (No. of INH)	RESET	INH	H ₁ (H ₁₂₀)	H ₂ (H ₁₁₉)	H ₃ (H ₁₁₈)	H ₄ (H ₁₁₇)	H ₁₁₉ (H ₂)	H ₁₂₀ (H ₁)
0	H	L	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
1	L	↑	Sampling C ₂ (C ₃)	Sampling C ₃ (C ₂)	Sampling C ₁ (C ₁)	Sampling C ₂ (C ₃)	Sampling C ₃ (C ₂)	Sampling C ₁ (C ₁)
2	L	↑	Output C ₂ (C ₃)	Output C ₃ (C ₂)	Output C ₁ (C ₁)	Output C ₂ (C ₃)	Output C ₃ (C ₂)	Output C ₁ (C ₁)
3	L	↑	Output C ₁ (C ₁)	Output C ₂ (C ₃)	Output C ₃ (C ₂)	Output C ₁ (C ₁)	Output C ₂ (C ₃)	Output C ₃ (C ₂)
4	L	↑	Output C ₂ (C ₃)	Output C ₃ (C ₂)	Output C ₁ (C ₁)	Output C ₂ (C ₃)	Output C ₃ (C ₂)	Output C ₁ (C ₁)
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:

Values in brackets () are for a left shift.



Timing Chart for Delta Array





2. SAMPLE-AND-HOLD CIRCUIT

The sample-and-hold circuit samples one of C₁, C₂ and C₃ video signals selected by the multiplexer circuit (see the section on the multiplexer circuit) into C₁ and C₂ by SW_{a1} and SW_{a2}, respectively, that are controlled by the binary signal that is reset by the sampling signal from the shift register and the RESET signal, and changes at the INH signal rising edge. The video signals sampled into C₁ and C₂ are switched by SW_{b1} and SW_{b2} alternately at the INH signal rising edge and then sent to the next output circuit.

At the output circuit, while the INH signal is "H", the output is discharged by SW_c and SW_d, and when the INH signal becomes "L", SW_c and SW_d are turned OFF and the video signals from the sampling circuit are output by charging TFT with I_{VOH}. In other words, after a load is charged once by I_{VOH1} + I_{VOH2}, the load is discharged by I_{VOL}, and so the idling current of the output buffer during the output period can be taken to be I_{VOH1}, and power is saved.

2.1 SAMPLE-AND-HOLD TIMING



Remarks The sample-and-hold switching (SW_a and SW_b) signals for C₁ and C₂ are reset by the RESET signal and controlled by a flip-flop which changes between 0 and 1 at the INH rising edge.

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C, Vss = 0 V)

PARAMETER	SYMBOL	RATING	UNIT	TEST CONDITIONS
Logic supply voltage	V _{DD1}	-0.5 to +7.0	V	
Driver supply voltage	V _{DD2}	-0.5 to +23	V	
Logic input voltage	V _I	-0.5 to V _{DD1} +0.5	V	
Video input voltage	V _{VI}	-0.5 to V _{DD2} +0.5	V	C ₁ , C ₂ , C ₃
Input current	I _I	±20	mA	
Driver output current	I _O	±5	mA	
Operating temperature	T _{OP1}	-20 to +70	°C	
Storage temperature	T _{STG}	-65 to +125 °C	°C	

RECOMMENDED OPERATING CONDITIONS (Vss = 0 V)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Logic supply voltage	V _{DD1}	4.5	5.0	5.5	V	
Driver supply voltage	V _{DD2}	12	15	18	V	

ELECTRICAL SPECIFICATIONS (T_a = -20 to +70 °C, V_{DD1} = 4.5 to 5.5 V, V_{DD2} = 15 V)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Maximum video signal output voltage	V _{VCH}	V _{DD2} - 2.0	V _{DD2} - 0.8		V	
Minimum video signal output voltage	V _{VCL}		1.45	2.5	V	
Logic output voltage high	V _{LOH}	0.8·V _{DD1}			V	STHL, STHR pins, I _{OH} = -1 mA
Logic output voltage low	V _{LOL}			0.2·V _{DD1}	V	STHL, STHR pins, I _{OL} = 1 mA
Input voltage high	V _{IH}	0.7·V _{DD1}		V _{DD1}	V	
Input voltage low	V _{IL}	0		0.3·V _{DD1}	V	
Video signal output current high 1	I _{VCH1}	-13	-8	-2	μA	INH = L, SEL = L V _{of} = 6 V, V _O = 8 V
Video signal output current high 2	I _{VCH2}		-30		μA	INH = L, SEL = H V _{of} = 6 V, V _O = 8 V
Video signal output current high 3	I _{VCH3}			-0.3	mA	INH = H, V _{of} = 10 V
Video signal output current low	I _{VCL}	1.0			mA	INH = L, V _{of} = 11 V, V _O = 8 V
Minimum video signal input voltage	I _{VIL}			1.5	V	T _a = 25 °C
Reference voltage 1	V _{REF1}		3.09		V	V _{VI} = 2.5 V, T _a = 25 °C
Reference voltage 2	V _{REF2}		7.80		V	V _{VI} = 7.5 V, T _a = 25 °C
Reference voltage 3	V _{REF3}		12.6		V	V _{VI} = 12.5 V, T _a = 25 °C
Output voltage deviation 1	ΔV _{V01}			±50	mV	V _{VI} = 2.5 V, T _a = 25 °C
Output voltage deviation 2	ΔV _{V02}			±50	mV	V _{VI} = 7.5 V, T _a = 25 °C
Output voltage deviation 3	ΔV _{V03}			±50	mV	V _{VI} = 12.5 V, T _a = 25 °C
Logic input leakage current	I _{LL}			±1	μA	
Video input leakage current	I _{VL}			±10	μA	
Logic dynamic consumption current	I _{DD11}		0.7	2.5	mA	f _{CLK} = 4 MHz V _{VI} = 7.5 V, no load
Driver dynamic consumption current	I _{DD21}		4.0	5.0	mA	f _{CLK} = 4 MHz V _{VI} = 7.5 V, no load

V_{of}: Output applied voltage, V_O: Output voltage for no load

The reference voltage is the average value of the output voltage of all of the pins in the chip, and the output voltage deviation is the deviation in output voltage between pins in the chip. The output voltage deviation is not the value guaranteed for between chips or lots.

SWITCHING CHARACTERISTICS (Ta = -20 to +70 °C, VDD1 = 4.5 to 5.5 V, VDD2 = 15 V, CL = 20 pF, tr = tf = 5 ns)


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Start pulse transmission delay time	t _{PHL}	15		160	ns	
	t _{PLH}	15		160	ns	
Maximum clock frequency	f _{max}	5			MHz	
Logic input capacitance	C ₁			15	pF	Except STHL and STHR, at 25 °C
STHL, STHR input capacitance	C ₂			20	pF	STHL, STHR, 25 °C
Video input capacitance	C ₃			30	pF	C ₁ to C ₃ , V _{VI} = 7.5V, 25 °C

TIMING REQUIREMENTS (Ta = -20 to +70 °C, VDD1 = 4.5 to 5.5 V, VDD2 = 15 V, tr = tf = 5 ns)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Clock pulse width	PW _{CL1}	100			ns	Duty = 50 %
ST pulse width	PW _{ST}	100			ns	
Reset pulse width	PW _{RES}	100			ns	
Reset to INH time	t _{R-I}	100			ns	
Start pulse setup time	t _{SETUP}	40			ns	
Start pulse hold time	t _{HOLD}	15			ns	
INH setup time	t _{SETUP}	300			ns	
INH hold time	t _{HOLD}	300			ns	

The rise and fall time of the digital input signals should all be tr = tf = 5 ns or less (10 % to 90 % rating).


RESET TO INH TIME STIPULATION



The minimum INH pulse width should be 3 clocks or more.

SWITCHING CHARACTERISTIC WAVEFORMS

Start Pulse Input Timing



Start Pulse Output Timing

