

# 54F538 Decoder

1-of-8 Decoder (3-State)

Military Logic Product

Product Specification

## DESCRIPTION

The 54F538 decoder/demultiplexer accepts three address ( $A_0 - A_2$ ) input signals and decodes them to select one of eight mutually exclusive outputs. A polarity control (P) input determines whether the outputs are active Low or active High. The 54F538 has 3-State outputs and a High

signal on the Output Enables ( $\overline{OE}_n$ ) will force all outputs to the high impedance state. Two active High and two active Low Enable inputs are available for easy expansion to 1-of-32 decoding with four packages, or for data demultiplexing to 1-of-8 or 1-of-16 destinations.

## ORDERING INFORMATION


DESCRIPTION	ORDER CODE
20-Pin Ceramic DIP	54F538/BRA
20-Pin Ceramic FlatPack	54F538/BSA
20-Pin Ceramic LLCC	54F538/B2A

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$A_0 - A_2$	Address inputs	1.0/1.0	20 $\mu$ A/0.6mA
$E_0, E_1$	Enable input (Active Low)	1.0/1.0	20 $\mu$ A/0.6mA
$E_2, E_3$	Enable input (Active High)	1.0/1.0	20 $\mu$ A/0.6mA
P	Polarity control input	1.0/1.0	20 $\mu$ A/0.6mA
$\overline{OE}_0, \overline{OE}_1$	Output enable input (Active Low)	1.0/1.0	20 $\mu$ A/0.6mA
$Q_0 - Q_7$	Data outputs	150/33	3.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.

## PIN CONFIGURATION




## LOGIC SYMBOL



# Decoder

# 54F538

## LOGIC DIAGRAM



## FUNCTION TABLE

INPUTS									OUTPUTS								OPERATING MODE
OE <sub>0</sub>	OE <sub>1</sub>	E <sub>0</sub>	E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	
H	X	X	X	X	X	X	X	X	Z	Z	Z	Z	Z	Z	Z	Z	High Impedance
L	L	H	X	X	X	X	X	X	Outputs equal P input								Disable
L	L	X	H	X	X	X	X	X									
L	L	X	X	L	X	X	X	X									
L	L	L	L	H	H	L	L	L	H	L	L	L	L	L	L	L	Active High output (P = L)
L	L	L	L	H	H	L	L	L	L	L	L	L	L	L	L	L	
L	L	L	L	H	H	L	L	L	L	L	L	L	L	L	L	L	
L	L	L	L	H	H	L	L	L	L	H	H	H	H	H	H	H	Active Low output (P = H)
L	L	L	L	H	H	L	L	L	L	H	H	H	H	H	H	H	
L	L	L	L	H	H	L	L	L	L	H	H	H	H	H	H	H	

H = High voltage level  
 L = Low voltage level  
 X = Don't care  
 Z = High impedance

## Decoder

54F538

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5 to +7.0	V
V <sub>I</sub>	Input voltage range	-0.5 to +7.0	V
I <sub>I</sub>	Input current range	-30 to +5.0	mA
V <sub>O</sub>	Voltage applied to output in High output state range	-0.5 to +5.5	V
I <sub>O</sub>	Current applied to output in Low output state	48	mA
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	ma
I <sub>OH1</sub>	High-level output current			-1.0	mA
I <sub>OH2</sub>	High-level output current			-3.0	mA
I <sub>OL</sub>	Low-level output current			20.0	mA
T <sub>A</sub>	Operating free-air temperature range	-55		+125	°C

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
			Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = Min, V <sub>IL</sub> = Max, I <sub>OH1</sub> = -1.0mA	2.5			V
		V <sub>IH</sub> = Min I <sub>OH2</sub> = -3.0mA	2.4	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = Min, V <sub>IL</sub> = Max, I <sub>OL</sub> = Max, V <sub>IH</sub> = Min		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = I <sub>IK</sub>		-0.73	-1.2	V
I <sub>I</sub>	Input current at maximum	V <sub>CC</sub> = Max, V <sub>I</sub> = 7.0V			100	μA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			20	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.5V			-0.6	mA
I <sub>OZH</sub>	Off-state current High-level voltage applied	V <sub>CC</sub> = Max, V <sub>O</sub> = 2.7V			50	μA
I <sub>OZL</sub>	Off-state current Low-level voltage applied	V <sub>CC</sub> = Max, V <sub>O</sub> = 0.5V			-50	μA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = Max	-60		-150	mA
I <sub>CC</sub>	Supply current	I <sub>CCH</sub>		30	40	mA
		I <sub>CCL</sub>		35	50	mA
		I <sub>CCZ</sub>		35	50	mA

# Decoder

54F538


## AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A <sub>n</sub> to Q <sub>n</sub>	Waveform 1, 2	5.5 3.0	6.5 7.5	13.0 12.5	5.0 3.0	14.0 13.5	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay E <sub>0</sub> or E <sub>1</sub> to Q <sub>n</sub>	Waveform 1, 2	5.5 3.0	8.5 7.5	12.0 12.0	5.0 3.0	13.0 12.5	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay E <sub>2</sub> or E <sub>3</sub> to Q <sub>n</sub>	Waveform 1, 2	6.5 4.0	9.0 7.0	12.5 12.5	5.5 3.5	13.5 13.0	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay P to Q <sub>n</sub>	Waveform 1, 2	4.5 3.5	9.5 6.5	15.0 10.0	4.0 3.5	16.5 10.5	ns ns
t <sub>PZL</sub> t <sub>PZL</sub>	Output Enable time OE <sub>0</sub> or OE <sub>1</sub> to Q <sub>n</sub>	Waveform 3 Waveform 4	2.5 6.5	5.5 9.5	9.5 13.5	2.0 6.0	11.0 15.0	ns ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable time OE <sub>0</sub> or OE <sub>1</sub> to Q <sub>n</sub>	Waveform 3 Waveform 4	1.0 1.0	3.0 3.5	6.0 8.5	1.0 1.0	7.0 9.5	ns ns

**NOTES:**

1. For conditions shown as Min or Max, use the appropriate value under the recommended operating conditions for the applicable conditions.
2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> should be performed last.


**AC WAVEFORMS**




# Decoder

54F538

## TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs and Open Collector Outputs



### SWITCH POSITION

TEST	SWITCH
$t_{PLZ}$	closed
$t_{PZL}$	closed
All other	open

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
54F	1MHz	500ns	$\leq 2.5ns$	$\leq 2.5ns$

### DEFINITIONS:

- $R_L$  = Load Resistor; see AC Characteristics for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.
- $V_X$  = Unlocked pins must be held at:  $\leq 0.8V$ ;  $\geq 2.7V$  or open per Function Table.