

T-46-23-12



Integrated Device Technology, Inc.

BiCMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

PRELIMINARY
INFORMATION
IDT71B74

FEATURES:

- High-speed address to MATCH comparison time
 - Military: 15/18/25ns (max.)
 - Commercial: 12/15/18ns (max.)
- High-speed address access time
 - Military: 12/15/20ns (max.)
 - Commercial: 10/12/15ns (max.)
- High-speed chip select access time
 - Military: 8/10/12ns (max.)
 - Commercial: 6/8/10ns (max.)
- High-speed asynchronous RAM Clear on Pin 1
- Produced with advanced BiCEMOS™ high-performance technology
- Single 5V (+10%) power supply
- Input and output directly TTL-compatible
- Military product compliant to MIL-STD-883, Class B
- Standard 28-pin plastic and hermetic DIP (300 mil), 28-pin SOJ (300 mil)


DESCRIPTION:

The IDT71B74 is a high-speed cache address comparator subsystem consisting of a 65,536-bit static RAM organized as 8K x 8 and an 8-bit comparator. A single IDT71B74 can map 8K cache words into a 1 megabyte address space by comparing 20 bits of address organized as 13 word cache address bits and 7 upper address bits. Two IDT71B74s can be combined to provide 28 bits of address comparison, etc. The IDT71B74 also provides a single RAM clear control, which clears all words in the internal RAM to zero when activated. This allows the tag bits for all locations to be cleared at power-on or system-reset, a requirement for cache comparator systems. The IDT71B74 can also be used as an 8K x 8 high-speed static RAM.

The IDT71B74 is fabricated using IDT's high-performance, high-reliability technology — CEMOS™. Address access times as fast as 12ns, chip select times of 6ns and address-to-comparison times of 10ns are available with maximum power consumption of 825mW.

The MATCH pin of several IDT71B74s can be wired-ORed together to provide enabling or acknowledging signals to the data cache or processor, thus eliminating logic delays and increasing system throughput. The device operates from a single 5V supply.

FUNCTIONAL BLOCK DIAGRAM



BiCEMOS and CEMOS are trademarks of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1990

©1990 Integrated Device Technology, Inc.

6.15

DSC-1084/-


1

IDT71B74

BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN CONFIGURATION

DIP/SOIC
TOP VIEWTRUTH TABLE⁽¹⁾

WE	CS	OE	RESET	MATCH	I/O	Function
X	X	X	L	H	—	Reset all bits to low
X	H	X	H	H	Hi Z	Deselect chip
H	L	H	H	L	DIN	No MATCH
H	L	H	H	H	DIN	MATCH
H	L	L	H	H	DOUT	Read
L	L	X	H	H	DIN	Write

NOTE:
1. H = V_{IH}, L = V_{IL}, X = DON'T CARE

3001 tbl 01

PIN DESCRIPTIONS

A0-12	Address
I/O0-7	Data Input/Output
CS	Chip Select
RESET	Memory Reset
MATCH	Data/Memory Match (Open Drain)
WE	Write Enable
OE	Output Enable
GND	Ground
Vcc	Power

3001 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

6

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
COUT	Output Capacitance	VOUT = 0V	8	pF

NOTE:
1. This parameter is determined by device characterization, but is not production tested.

3001 tbl 04

IDT71B74

BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**RECOMMENDED DC OPERATING
CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage ⁽¹⁾	2.2	—	6.0	V
V _{IHR}	RESET Input Voltage	2.5 ⁽²⁾	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽³⁾	—	0.8	V

NOTE:

3001 1bl 05

1. All inputs except RESET.
2. When using bipolar devices to drive the RESET input, a pullup resistor of 1kΩ-10kΩ is usually required to assure this voltage.
3. V_{IL} (min.) = -3.0V for pulse width less than 5ns.

**RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

3001 1bl 06

DC ELECTRICAL CHARACTERISTICS⁽¹⁾(V_{CC} = 5.0V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	71B74S12		71B74S15		71B74S18		71B74S25		Unit
		Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC}	Dynamic Operating Current Outputs Open, V _{CC} = Max., f = f _{MAX}	190	—	170	190	150	170	—	170	mA

NOTE:

3001 1bl 07

1. All values are maximum guaranteed values.

**DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE (V_{CC} = 5.0V ± 10%)**

Symbol	Parameter	Test Condition	IDT71B74S		Unit
			Min.	Max.	
I _{LI}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	MIL. —	10	μA
			COM'L. —	5	
I _{LO}	Output Leakage Current	V _{CC} = Max., CS = V _{IH} , V _{OUT} = GND to V _{CC}	MIL. —	10	μA
			COM'L. —	5	
V _{OL}	Output Low Voltage	I _{OL} = 18mA MATCH	—	0.5	V
		I _{OL} = 22mA MATCH	—	0.5	
		I _{OL} = 10mA, V _{CC} = Min. (Except MATCH)	—	0.5	
		I _{OL} = 8mA, V _{CC} = Min. (Except MATCH)	—	0.4	
V _{OH}	Output High Voltage	I _{OL} = -4mA, V _{CC} = Min. (Except MATCH)	2.4	—	V

3001 1bl 08

IDT71B74

BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3

T-46-23-12





Figure 1. Output Load

Figure 2. Output Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, tWHZ)

*Includes scope and jig.




Figure 3. Output Load for MATCH
 $R_L = 200\Omega$ (COM'L.)
 $= 270\Omega$ (MIL.)




Figure 4. Example of Cache Memory System Block Diagram

NOTES:

- For more information, see application note AN-07 "Cache-TAG RAM Chips Simplify Cache Memory Design".
- $R_L = 200\Omega$ (commercial) or 270Ω (military).

IDT71B74

BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ± 10%, All Temperature Ranges)


T-46-23-12

Symbol	Parameter	71B74S12 ⁽¹⁾		71B74S15		71B74S18		71B74S25 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
t _{RC}	Read Cycle Time	10	—	12	—	15	—	20	—	ns
t _{AA}	Address Access Time	—	10	—	12	—	15	—	20	ns
t _{ACS}	Chip Select Access Time	—	6	—	6	—	8	—	10	ns
t _{CLZ}	Chip Select to Output in Low Z ⁽³⁾	2	—	2	—	3	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	6	—	7	—	8	—	10	ns
t _{OLZ}	Output Enable to Output in Low Z ⁽³⁾	2	—	3	—	3	—	3	—	ns
t _{CHZ}	Chip Select to Output in High Z ⁽³⁾	—	5	—	6	—	7	—	8	ns
t _{OHZ}	Output Disable to Output in High Z ⁽³⁾	—	4	—	6	—	6	—	8	ns
t _{OH}	Output Hold from Address Change	2	—	3	—	3	—	3	—	ns


NOTES:

- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- This parameter is guaranteed, but not tested.

3001 tbt 10

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾

3001 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)

3001 drw 08

NOTES:

- WE is high for read cycle.
- Device is continuously selected, $\overline{CS} = V_{IL}$.
- Address valid prior to or coincident with $\overline{CS}$ transition low.
- $\overline{OE} = V_{IL}$.
- Transition is measured ±200mV from steady state.

IDT71B74

BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, All Temperature Ranges)

T-46-23-12

Symbol	Parameter	71B74S12 ⁽¹⁾		71B74S15		71B74S18		71B74S25 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle										
tWC	Write Cycle Time	10	—	12	—	15	—	20	—	ns
tCW	Chip Select to End of Write	8	—	10	—	12	—	15	—	ns
tAW	Address Valid to End of Write	8	—	10	—	12	—	15	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	7	—	9	—	12	—	15	—	ns
tWR	Write Recovery Time (CS, WE)	0	—	0	—	0	—	0	—	ns
tWHZ	Write Enable to Output in High Z ⁽³⁾	—	5	—	6	—	7	—	8	ns
tDW	Data Valid to End of Write	5	—	6	—	9	—	10	—	ns
tDH	Data Hold from Write Time	0	—	0	—	0 ^p	—	0	—	ns
tOW	Output Active from End of Write ⁽³⁾	2	—	2	—	3	—	5	—	ns

NOTES:

1. 0° to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. This parameter is guaranteed, but not tested.

3001 t01 07



6

IDT71B74

BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

T-46-23-12

MILITARY AND COMMERCIAL TEMPERATURE RANGES

TIMING WAVEFORM OF WRITE CYCLE NO. 1⁽¹⁾TIMING WAVEFORM OF WRITE CYCLE NO. 2^(1, 6)

NOTES:

1. $\overline{WE}$, $\overline{CS}$ must be inactive during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low $\overline{WE}$ and a low $\overline{CS}$.
3. t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{CS}$ low transition occurs simultaneously with or after the $\overline{WE}$ low transition, the outputs remain in a high impedance state.
6. $\overline{OE}$ is continuously low ($\overline{OE} = V_{IL}$).
7. $\overline{DATAOUT}$ is the same phase of write data of this write cycle.
8. If $\overline{CS}$ is low during this period, I/O pins are in the output state. Data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200\text{mV}$ from steady state.

IDT71B74

BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, All Temperature Ranges)


T-46-23-12

Symbol	Parameter	71B74S12 ⁽¹⁾		71B74S15		71B74S18		71B74S25 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Match Cycle										
tADM	Address to MATCH Valid	—	12	—	15	—	18	—	25	ns
tCSM	Chip Select to MATCH Valid	—	8	—	10	—	12	—	17	ns
tCSMHI	Chip Select to MATCH High	—	10	—	12	—	15	—	20	ns
tDAM	Data Input to MATCH Valid	—	10	—	13	—	16	—	22	ns
tOEMHI	$\overline{OE}$ Low to MATCH High	—	10	—	12	—	15	—	20	ns
tWEMHI	$\overline{WE}$ Low to MATCH High	—	10	—	12	—	15	—	20	ns
tRSMHI	$\overline{RESET}$ Low to MATCH High	—	12	—	15	—	18	—	25	ns
tMHA	MATCH Valid Hold From Address	2	—	2	—	2	—	2	—	ns
tMHD	MATCH Valid Hold From Data	2	—	2	—	2	—	2	—	ns

NOTE:

1. 0° to +70°C temperature range only.
2. -55°C to +125°C temperature range only.

3001 tdt 12

MATCH TIMING⁽¹⁾

NOTE:

1. It is not recommended to float data and address input pins while the MATCH pin is active.

3001 drw 12

IDT71B74

BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, All Temperature Ranges)

T-46-23-12


71B74S12(1)										
Symbol	Parameter	71B74S12(1)		71B74S15		71B74S18		71B74S25(2)		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
IRSPW	Reset Pulse Width(2)	25	—	30	—	35	—	45	—	ns
IRSRC	Reset High to WE Low	3	—	3	—	5	—	5	—	ns

NOTES:


1. 0° to $+70^\circ\text{C}$ temperature range only.
2. Recommended duty cycle = 10% maximum.
3. -55°C to $+125^\circ\text{C}$ temperature range only.

3001 tbl 13


RESET TIMING



3001 drw 13



3001 drw 14

Driving the $\overline{\text{RESET}}$ pin with CMOS logic.

3001 drw 15

Driving the $\overline{\text{RESET}}$ pin with bipolar logic.

Figure 5.


IDT71B74

BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

T-46-23-12

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ORDERING INFORMATION



3001 drw 16

6