Am27C512

512 Kilobit (65,536 x 8-Bit CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 55 ns
- Low power consumption
 - 20 μA typical CMOS standby current
- JEDEC-approved pinout
- Single +5 V power supply
- ±10% power supply tolerance available
- 100% Flashrite programming
 - Typical programming time of 8 seconds

- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Standard 28-pin DIP, PDIP, 32-pin TSOP, and PLCC packages

GENERAL DESCRIPTION

The Am27C512 is a 512 K-bit ultraviol at erasable programmable read-only memory. It is or janized as 64K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and beatures fast single address location programming. Products are available in windowed ceramic DIP package: as well as plastic one time programmable (OTP) PE IP. TSOP, and PLCC packages.


Typically, any byte can be accessed in less than 55 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am270512 offers separate Output Enable $(\overline{\text{OE}})$ and Chip Enable $(\overline{\text{CE}})$

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C512 supports AMD's Flashrite programming algorithm (100 μ s pulses) resulting in a typical programming time of 8 seconds.

BLOCK DIAGRAM




08140H-1

PRODUCT SELECTOR GUIDE

Family Part No.				Am27C512			
Ordering Part No: V _{CC} ± 5%	-55						-255
Vcc ± 10%		-70	-90	-120	-150	-200	
Max Access Time (ns)	55	70	90	120	150	200	250
CE (E) Access Time (ns)	55	70	90	120	150	200	250
OE (G) Access Time (ns)	55	40	40	50	50	75	75


CONNECTION DIAGFAMS

Top View



Notes:

1. JEDEC nomenclature is in parentheses.



*Contact local AMD sales office for package availability.

08140H-4

Standard Pinout



PIN DESIGNATIONS

A0-A15 = Address Inputs

CE (E)=Chip Enable InputDQ0-DQ7=Data Inputs/Outputs

DU = No External Connect on

(Do Not Use)


NC = No Internal Connection

 \overline{OE} (\overline{G})/V_{PP} = Output Enable Input/ Program Voltage Input

V_{CC} = V_{CC} Supply Voltage

 V_{SS} = Ground


LOGIC SYMBOL



ORDERING INFORMATION

UV EPROM Products

AMD Standard products are a railable in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations								
AM27C512-55	DO							
AM27C512-70	DD, DCB							
AM27C512-90								
AM27C512-120								
AM27C512-150	DO, DOB, DI, DIB							
AM27C512-200	DE, DEB							
AM27C512-250	<u></u>							
AM27C512-255	D.C., D.C.B., DI, DIB							


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations							
AM27C512-70							
AM27C512-90							
AM27C512-120	PC, JC, EC						
AM27C512-150	PI, JI, EI						
AM27C512-200							
AM27C512-255							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Erasing the Am27C512

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C512 to an ultraviolet light source. A disage of 15 W seconds/cm² is required to completely erase an Am27C512. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2637 Å—with intensity of 12,000 $\mu\text{W/cm²}$ for 15 to 20 minutes. The Am27C512 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C512 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sun ight will eventually erase the Am27C512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Ar 127C512

Upon delivery or after each erasure the Am27C512 has all 524,288 bits in the "ONE" or HIGH state "ZEROs" are loaded into the Am27C512 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the $\overrightarrow{OE}/V_{PF}$ and \overrightarrow{OE} is at V_{IL} .

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, at ditional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing hrough each address of the Am27C512. This part of the algorithm is done at VCC = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPFIOM memory is verified at VCC = 5.25 V

Please refer to Section ϵ for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Em27C512 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C512 may be common. A TTL low-level p ogram pulse applied to an Am27C512 \overline{CE} input and $\overline{CE}/V_{E^{*}} = 12.75 \, \text{V} \pm 0.25 \, \text{V}$, will

program that Am27C512. A high-level \overline{CE} input inhibits the other Am27C512 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{CE} at V_{IL} and \overline{OE}/V_{PP} at V_{IL} . Data should be verified t_{DV} after the falling edge of \overline{CE} .

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C512.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A9 of the Am27C512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from $V_{\rm IL}$ to $V_{\rm IH}$. All other address lines must be held at $V_{\rm IL}$ during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C512, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}/\text{VpP}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}/\text{VpP}$, assuming that $\overline{\text{CE}}$ has been LOW and addresses have been stable for at least t_{ACC} — t_{OE} .

Standby Mode

The Am27C512 has a CMOS standby mode which reduces the maximum V_{CC} current to $100\,\mu\text{A}.$ It is placed in CMOS-standby when $\overline{\text{CE}}$ is at $V_{CC}\pm0.3$ V. The Am27C512 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.



Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{CE}/V_{PP} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE	OE/Vpp	A0	A9	Outputs	
Read		VIL	VIL	Х	х	Dout	
Output Disable		X	ViH	Х	×	Hi-Z	
Standby (TTL)		∀н	Х	х	Х	Hi-Z	
Standby (CMOS)		Voc :: 0.3 V	X	Х	х	Hi-Z	
Program		VIL	VPP	Х	×	Din	
Program Verify		VIL	VIL	Х	х	Dout	
Program Inhibit		V _{IH} V _{PP}		х	х	Hi-Z	
	Manufacturer Code	/IL	VIL	VIL	VH	01H	
	Device Code	7L	VIL	ViH	Vн	91H	

Notes:

- 1. $VH = 12.0 \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. A1-A8 = A10-A15 = VIL
- 4. See DC Programming Characteristics or VPP voltage during programming.

ABSOLUTE MAXIMUM RATINGS

• • • • • • • • • • • • • • • • • • • •
Storage Temperature OTP Products
Ambient Temperature with Power Applied55°C to +125°C
Voltage with Respect To \ SS All pins except A9,
V_{PP} , V_{CC} $-0.6 \text{ V to } V_{CC} + 0.5 \text{ V}$
A9 and V_{PP} 0.6 V to +13.5 V
V _{CC}

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vco + 2.0 V for periods up to 20 ns.
- 2. For A9 and Vep the minimum DC input is -0.5 V. During transitions, A9 and Vep may overshoot Vss to -2.0 V for periods of up to 20 ns. A9 and Vep must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect divide reliability.

OPERATING RANGES

Ambient Temperature (T _A) 0°C to +70°C
Industrial (I) Devices
Ambient Temperature (T _A) −40°C to +85°C
Extended Commercial (E) Devices
Ambient Temperature (T _A) −55°C to +125°C
Supply Read Voltages
V _{CC} for Am27C512-XX5 +4.75 V to +5.25 V
V _{CC} for Am27C512-XX0 +4.50 V to +5.50 V
Vcc for Am27C512-55 +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

2-51



DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2 and 4)

Parameter Symbol	Parameter Description	Test Conditions	s		Min	Max	Unit
Vон	Output HIGH Voltage	I _{OH} = ~400 μA		2.4		V	
Vol	Output LOW Voltage	lo∟ = 2.1 mA				0.45	V
ViH	Input HIGH Voltage				2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage				-0.5	+0.8	V -
lu	Input Load Current	$V_{IN} = 0 V \text{ to } +V$			1.0	μА	
				C/I Devices		1.0	
lLO	Output Leakage Current	V+ of V 0 = TUC V	/cc	E Devices		5.0	μΑ
lcc ₁	Vcc Active Current (Note 3)	ĈĒ = VIL, f = 10 MHz, lout = 0 mA,				30	mA
lcc2	Vcc TTL Standby Current	ĈĒ = ViH			-	1.0	mA
lcc3	Vcc CMOS Standby Current	ĈĒ = Vcc ± 0.3 \	V			100	μА

Notes:

- 1. Vcc must be applied simultaneously or perfore VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C512 must not be removed from (or inserted into) a socket when Vcc or Vpp is applied.
- 3. ICC1 is tested with OE/VPP = VIH to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. Cunnq transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is /cc + 0.5 V, which may overshoot to Vcc + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

08140H-6




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

08140H-7

CAPACITANCE

Parameter	The Handa Con 11	Test	TS 032		CDV028		PL 032		PD 028		
Symbol	Parameter Di scription	Conditions	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
CIN	Input Capacitar de	Vin = 0	10	12	10	12	9	12	6	10	pF
Соит	Output Capacit ance	Vout = 0	12	14	10	13	9	12	6	10	pF

Notes:

- 1. This parameter is only sa noted and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, 4 and 5)

Parameter Symbols			!		Am27C512								
JEDEC	Standard	Parameter Description	Test Conditions		-55	-70	-90	-120	-150	-200	-255	Unit	
tavqv	tacc	Address to	CIE = OE =	Min		-	-	-	-	_	_		
		Outpilt Delay	VII.	Max	55	70	90	120	150	200	250	ns	
tELQV	tce	Chip Enable to	ŌĒ≈ VIL	Min	_	_	-	-	-		_		
		Outp it Delay		Max	55	70	90	120	150	200	250	ns	
tGLQV	toe	Output Enable to	C = ≈ VIL	Min			-	_	_				
		Output Delay		Max	35	40	40	50	50	75	75	ns	
tehaz	tor	Chip Enable HIGH or		Min				_	-				
tgнaz	(Note 2)	Output Emable HIGH, which rever comes first, it Output Float		Max	25	25	30	30	30	30	30	ns	
taxox	tон	Output Hold from		Min	0	0	0	0	0	0	0		
		Addresses, CE, or O.E. whichever occurred first		Max	_	-	-	_	-	-	-	ns	

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 10.3% tested.
- 3. Caution: The Am27C5 12 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL ga e ar o CL = 100 pF

Input Ris and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Neasurement Reference Level: 0.8 V and 2 V inputs and outputs


For the Am27C512-55

Output L iaid: 1 TTL gate and $C_L = 30 pF$ Input Ris 2 and Sall Times: 20 ns

Input Pu se Levels. 9 V to 3 V

Timing Neasurement Reference Level: 1.5 V for inputs and outputs

SWITCHING TEST CIRCUIT





CL = 00 pf including jig papacitance (30 pF for -55)

08140H-8

08140H-9

SWITCHING TEST WAVEFOR W






AC Testing: Inputs are driven at 2.4 \ for a logic "1" and 0.45 V for a logic "0" Input pulse rise and fall times are ± 20 ns


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -55 device.

KEY TO SWITCHING V/AVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. OE/VPP may be delayed u_i) to tACC-toE after the falling edge of the addresses without impact on tACC.
- 2. tpr is specified from \overline{OE} or \overline{CE} , whichever occurs first.