Document Title

64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating)
Operated at Commercial and Industrial Temperature Ranges.

Revision History

Rev. No.	<u>History</u>				Draft Data	Remark
Rev. 0.0 Rev. 0.1 Rev. 0.2	Initial document Speed bin modif Current modify				May. 11. 2001 June. 18. 2001 September. 9. 2001	Preliminary Preliminary Preliminary
Rev. 1.0	 Final datashe Delete 12ns s Change Icc fo 	peed bin. or Industrial mo	December. 18. 2001	Final		
	Iter	n	Previous	Current		
	ICC(Industrial)	8ns	100mA	90mA		
	100(maasinai)	10ns	85mA	75mA		
Rev. 2.0	1. Delete UB,LB	releated timir	June. 19. 2002	Final		
Rev. 3.0	1. Add the Lead	Free Package	June. 20, 2003	Final		

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



1Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power	
256K x4	K6R1004C1D-J(K)C(I) 10	5	10	J : 32-SOJ		
2501()4	K6R1004V1D-J(K)C(I) 08/10	3.3	8/10	K: 32-SOJ(LF)		
	K6R1008C1D-J(K,T,U)C(I) 10	5	10	J : 32-SOJ K : 32-SOJ(LF)	C : Commercial Temperature	
128K x8	K6R1008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	T : 32-TSOP2 U : 32-TSOP2(LF)	,Normal Power Range I : Industrial Temperature .Normal Power Range	
	K6R1016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF)	,rtormar r ower rtange	
64K x16	K6R1016V1D-J(K,T,U,E)C(I) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA		



128K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)

FEATURES

- Fast Access Time 8,10ns(Max.)
- Low Power Dissipation

Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)

Operating K6R1008V1D-08: 80mA (Max.) K6R1008V1D-10: 65mA(Max.)

- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration


K6R1008V1D-J: 32-SOJ-400

K6R1008V1D-K : 32-SOJ-400 (Lead-Free) K6R1008V1D-T : 32-TSOP2-400CF

K6R1008V1D-U: 32-TSOP2-400CF (Lead-Free)

• Operating in Commercial and Industrial Temperature range.

FUNCTIONAL BLOCK DIAGRAM




GENERAL DESCRIPTION

The K6R1008V1D is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits.

The K6R1008V1D uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The K6R1008V1D is packaged in a 400mil 32-pin plastic SOJ or TSOP2 forward.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function			
A0 - A16	Address Inputs			
WE	Write Enable			
CS	Chip Select			
ŌE	Output Enable			
I/O1 ~ I/O8	Data Inputs/Outputs			
Vcc	Power(+3.3V)			
Vss	Ground			
N.C	No Connection			



ABSOLUTE MAXIMUM RATINGS*

Param	eter	Symbol	Rating	Unit
Voltage on Any Pin Relative to VSS		VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Rela	tive to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation		Pd	1	W
Storage Temperature		Tstg	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
Operating Temperature	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS* (TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.0	-	Vcc + 0.3***	V
Input Low Voltage	VIL	-0.3**	-	0.8	V

The above parameters are also guaranteed at industrial temperature range.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Max	Unit		
Input Leakage Current	lц	VIN=VSS to VCC	-2	2	μΑ		
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC				2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	· · · · · · · · · · · · · · · · · · ·		-	80	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA		10ns	-	65	
			Ind.	8ns	-	90	
				10ns	-	75	
Standby Current	ISB	Min. Cycle, CS=VIH			-	20	mA
	ISB1	f=0MHz, CS ≥Vcc-0.2V, VIN≥Vcc-0.2V or VIN≤0.2V			-	5	
Output Low Voltage Level	Vol	IoL=8mA	-	0.4	V		
Output High Voltage Level	Voн	IOH=-4mA			2.4	-	V

^{*} The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

ltem	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

^{*} Capacitance is sampled and not 100% tested.



^{***} $V_L(Min) = -2.0V$ a.c(Pulse Width $\leq 8ns$) for $1 \leq 20mA$. **** $V_L(Min) = V_{CC} + 2.0V$ a.c (Pulse Width $\leq 8ns$) for $1 \leq 20mA$.


$\textbf{AC CHARACTERISTICS} (\text{Ta=0 to } 70^{\circ}\text{C}, \ \text{Vcc=3.3\pm0.3V}, \ \text{unless otherwise noted.})$

TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

^{*} The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for tHz, tLz, tWHz, tOW, tOLz & tOHz



READ CYCLE*

Boromotor	Cumbal	K6R100	8V1D-08	K6R1008V1D-10		Unit
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	8	-	10	-	ns
Address Access Time	t AA	-	8	-	10	ns
Chip Select to Output	tco	-	8	-	10	ns
Output Enable to Valid Output	tOE	-	4	-	5	ns
Chip Enable to Low-Z Output	tız	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	ns
Output Disable to High-Z Output	tonz	0	4	0	5	ns
Output Hold from Address Change	tон	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	8	-	10	ns

^{*} The above parameters are also guaranteed at industrial temperature range.

^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE*

Parameter	Cumb al	K6R100	8V1D-08	K6R100	l l m i t	
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time	twc	8	-	10	-	ns
Chip Select to End of Write	tcw	6	-	7	-	ns
Address Set-up Time	tAS	0	-	0	-	ns
Address Valid to End of Write	tAW	6	-	7	-	ns
Write Pulse Width(OE High)	tWP	6	-	7	-	ns
Write Pulse Width(OE Low)	tWP1	8	-	10	-	ns
Write Recovery Time	twr	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	4	0	5	ns
Data to Write Time Overlap	tDW	4	-	5	-	ns
Data Hold from Write Time	tDH	0	-	0	-	ns
End of Write to Output Low-Z	tow	3	-	3	-	ns


^{*} The above parameters are also guaranteed at industrial temperature range.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VH)




NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or
- 4. At any given temperature and voltage condition, t+z(Max.) is less than tz (Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.

 6. Device is continuously selected with CS=V_{IL}.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the <u>last valid address</u> to the first transition address.
- 2. A write occurs during the overlap of a lowCS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. two is measured from the beginning of write to the end of
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twr is measured from the end of write to the address change. twr applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If $\overline{\text{OE}}$, $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.

 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

- 9. Dout is the read data of the new address.

 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

cs	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Ι	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	DIN	lcc


^{*} X means Don't Care.



PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400



32-TSOP2-400CF

