## 4M×1 Bit CMOS Dynamic RAM with Static Column Mode

#### **FEATURES**

#### • Performance range:

	trac	tcac	tac
KM41C4002A- 7	70ns	20ns	130ns
KM41C4002A- 8	80ns	20ns	150ns
KM41C4002A-10	100ns	25ns	180ns

- Static Column Mode operation
- CS-before-RAS Refresh Capability
- RAS-only and Hidden Refresh Capability
- 8-bit fast parallel test mode Capability
- TTL compatible inputs and output
- . Common I/O using Early Write
- Single +5V±10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in Plastic SOJ, DIP, ZIP

#### **GENERAL DESCRIPTION**


The Samsung KM41C4002A is a high speed CMOS 4,194,304 bit × 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41C4002A features Static Column Mode operation which allows high speed random or sequential access within a row. Static Column Mode operation offers high performance while relaxing many critical system timing requirements for fast usable speed.

CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and output are fully TTL compatible.


The KM41C4002A is fabricated using Samsung's advanced CMOS process.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN CONFIGURATION (Top Views)

#### • KM41C4002AP • KM41C4002AJ • KM41C4002AZ



Pin Name	Pin Function
A0-A10	Address Inputs
D	Data In
Q	Data Out
W	Read/Write Input
RAS	Row Address Strobe
ĊŚ	Chip Select Input
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No connection

## **ABSOLUTE MAXIMUM RATINGS\***

Item	Item Symbol			
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V	
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	Vcc	-1 to +7.0	V	
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C	
Power Dissipation	PD	600	mW	
Short Circuit Output Current	los	50	mA	

<sup>\*</sup> Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS (Voltage reference to VSS, TA=0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	_	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	_	0.8	V

## DC AND OPERATING CHARACTERISTICS (0°C≼Ta≤70°C, V<sub>CC</sub>=5.0V±10%) (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Unit	
Operating Current* (RAS, CS, Address Cycling @ t <sub>RC</sub> =min)	KM41C4002A- 7 KM41C4002A- 8 KM41C4002A-10	lcc1	1 † 1	105 95 85	mA mA mA
Standby Current (RAS=CS=V <sub>IH</sub> )		Icc2	_	2	mA
RAS-Only Refresh Current* (RAS Cycling, CS=V <sub>IH</sub> , @ t <sub>RC</sub> =min)	lcc3		105 95 85	mA mA	
Static Column Mode Current* (RAS=CS=V <sub>IL</sub> , Address Cycling @tsc=min)	KM41C4002A- 81				mA mA mA
Standby Current (RAS=CS=W≥V <sub>CC</sub> -0.2V)		Icc5		1	mA
CS-Before-RAS Refresh Current* (RAS and CS Cycling @ t <sub>RC</sub> =min.)	CS-Before-RAS Refresh Current*  KM41C4002A- 7  KM41C4002A- 8				mA mA mA
Standby Current (RAS=VIH, CS=VIL, DOUT=Er	able)	Icc7	_	5	mA
Input Leakage Current (Any input 0 <v<sub>IN&lt;6.5V, all other pins not under test=0 volts.)</v<sub>			-10	10	μА
Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤5.5V)			-10	10	μА
Output High Voltage Level (I <sub>OH</sub> =-5mA)	VoH	2.4	_	٧	
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		Vol		0.4	V

\*NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while  $\overline{RAS}$ =V<sub>IL</sub>. I<sub>CC4</sub>, Address can be changed maximum once while  $\overline{CS}$ =V<sub>IH</sub>.



## CAPACITANCE (TA=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>10</sub> , D)	C <sub>IN1</sub>	-	6	pF
Input Capacitance (RAS, CS, W)	C <sub>IN2</sub>	_	7	pF
Output Capacitance (Q)	Cour	_	7	pF

## AC CHARACTERISTICS (0°C<Ta<70°C, V<sub>CC</sub>=5.0V±10%, See notes 1,2)

Standard Operation	Cumbal	K <b>M</b> 41	C4002A-7	KM41	C4002A-8	KM41C4002A-10		Unit	Notes
Standard Operation	Symbol	Min	Max	Min	Max	Min	Max	Unit	140165
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	trwc	155		175		210		ns	
Access time from RAS	trac		70		80		100	ns	3,4,11
Access time from CS	tcac		20		20		25	ns	3,4,5
Access time from column address	taa		35		40		50	ns	3,11
CS to output in Low-Z	tcLZ	5		5		5		ns	3,12
Output buffer turn-off delay	toff	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	50		60		70		ns	
RAS pulse width	tras	70	10,000	80	10,000	100	10,000	ns	
RAS hold time	trsh	20		20		25		ns	
CS hold time	tсsн	70		80		100		ns	
CS pulse width	tcs	20	10,000	20	10,000	25	10,000	ns	
RAS to CS delay time	tRCD	20	50	20	60	25	75	ns	4
RAS to column address delay time	tRAD	15	35	15	40	20	50	ns	11
CS to RAS precharge time	tcap	5		5		10		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10	_	10		15		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to RAS	tar	55		60		75		ns	
Column Address to RAS lead time	tral	35		40		50		ns	
Read command set-up time	tacs	0		0		0		ns	
Read command hold referenced to CS	trch	0		0		0		ns	9
Read command hold referenced to RAS	tarh	0		0		0		ns	9
Write command hold time	twch	15		15		20		ns	
Write command hold referenced to RAS	twcn	55		60		75		ns	6
Write command pulse width	twp	15		15		20		ns	



## AC CHARACTERISTICS (Continued)

Standard Operation	Cumbal	KM41	C4002A-7	2A-7 KM41C4002A-8			C4002A-10	Unit	Madaa
Standard Operation	Symbol	Min	Max	Min	Max	Min	Max	) III	Notes
Write command to RAS lead time	tRWL	20		20		25		ns	
Write command to CS lead time	tcwL	20		20		25		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	toH	15		15		20		ns	10
Data-in hold referenced to RAS	tohr	55		60		75		ns	6
Refresh period (1024 cycles)	tREF		16		16		16	ms	
Write command set-up time	twcs	0		0		0		ns	8
CS to write enable delay time	tcwp	20		20		25		ns	8
RAS to write enable delay time	trwo	70		80		100		ns	8
Column address to W delay time	tawo	35		40		50		ns	8
CS set-up time (C-B-R refresh)	tosa	10		10		10		ns	
CS hold time (C-B-R refresh)	tchr	20		30		30		ns	
RAS precharge to CS hold time	tRPC	10		10		10		ns	
CS precharge (C-B-R counter test)	t <sub>CPT</sub>	35		40	-	50		ns	
Static column mode cycle time	tsc	40		45		55		ns	
Static column mode read-write cycle time	tsawc	70		80		100		ns	
Access time from last write	talw		65		75		95	ns	3,12
Output data hold time from column address	taoh	5		5		5		ns	
Output data enable time from W	tow		45		50		70	ns	
Output data hold time from W	twон	0		0		0		ns	
RAS pulse width (static column mode)	trasc	70	100,000	80	100,000	100	100,000	ns	
CS pulse width (static column mode)	tosc	20	100,000	20	100,000	25	100,000	ns	
CS precharge time (static column mode)	tcp	10		10	-	10		ns	
Write address hold time reference to RAS	tawn	55		60		75		ns	6
Column address hold time referenced to RAS rise	t <sub>AH</sub>	5		5		10		ns	
Last write to column address delay time	tLWAD	20	30	20	35	25	45	ns	
Last write to column address hold time	tantw	65		75		95		ns	
Write command inactive time	twi	10		10		10		ns	
Write command set-up time (Test mode In)	twrs	10		10		10		ns	
Write command hold time (Test mode In)	twrн	10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twap	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twan	10		10		10		ns	



#### **TEST MODE CYCLE**

(Note. 13)

Standard Operation	Symbol	KM41C4002A-7		KM41C4002A-8		B KM41C4002A-10		Unk	Notes
Standard Operation	Symbol	Min	Max	Min	Max	Min	Max	Unit	HOLES
Random read or write cycle time	tRC	135		155		185		ns	
Read-modify-write cycle time	trwc	160		180		215		ns	
Access time from RAS	trac		75		85		105	ns	3,4,11
Access time from CS	tCAC		25		25		30	ns	3,4,5
Access time from column address	taa		40		45		55	ns	3,11
RAS pulse width	tras	75	10,000	85	10,000	105	10,000	ns	
CS pulse width	tcs	25	10,000	25	10,000	30	10,000	ns	
RAS hold time	trsh	25		25		30		ns	
CS hold time	tсsн	75		85		105		ns	
Column Address to RAS lead time	tral	40		45		55		ns	
CS to write enable delay	tcwp	25		25		30		ns	8
RAS to write enable delay	tRWD	75		85		105		ns	8
Column address to W delay time	tawp	40		45		55		ns	8
Static column mode cycle time	tsc	45		50		60		ns	
Static column mode read-modefy-write	tsrwc	75		85		105		ns	
RAS pulse width (Static column mode)	trasc	75	100,000	85	100,000	105	100,000	ns	
Access time from last write	talw		70		80		100	ns	3,12
CS pulse width (static column mode)	tcsc	25	100,000	25	100,000	30	100,000	ns	

#### **NOTES**


- V<sub>II-I(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>II-I(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100oF
- Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Assumes that t<sub>RCD</sub>>t<sub>RCD(max)</sub>.
- 6. tawn, twcn, tohn are referenced to trad(max)
- This parameter defines the time at which the output achieves the open circuit condition and is not refered to VoH or VoL.
- twcs, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If

twos≥twos(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwp≥tcwp(min) and tRWD≥tRWD(min) and tAWD≥tAWD(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.


- Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- These parameters are referenced to the Selading edge in early write cycles and to the Weading edge in read-write cycles.
- 11. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
- 12. Operation within the t<sub>LWAD(max)</sub> limit insures that t<sub>ALW(max)</sub> can be met. t<sub>LWAD(max)</sub> is specified as a reference point only. t<sub>LWAD</sub> is greater than the specified t<sub>LWAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
- 13. These specifications are applied in the test mode.



# TIMING DIAGRAMS READ CYCLE




## WRITE CYCLE (EARLY WRITE)






#### **READ-WRITE/READ-MODIFY-WRITE CYCLE**




#### STATIC COLUMN MODE READ CYCLE






## STATIC COLUMN MODE WRITE CYCLE (W CONTROLLED EARLY WRITE)




## STATIC COLUMN MODE WRITE CYCLE (CS CONTROLLED EARLY WRITE)






#### STATIC COLUMN MODE READ-WRITE CYCLE



#### STATIC COLUMN MODE MIXED CYCLE









#### **RAS-ONLY REFRESH CYCLE**

NOTE: W, D, A<sub>10</sub>=Don't Care




#### CS-BEFORE-RAS REFRESH CYCLE

NOTE: Address=Don't Care






## **HIDDEN REFRESH CYCLE (READ)**




## HIDDEN REFRESH CYCLE (WRITE)






## CS-BEFORE-RAS REFRESH COUNTER TEST CYCLE





#### **TEST MODE IN CYCLE**

NOTE: D. Address=Don't Care





## **TEST MODE DESCRIPTION**

The KM41C4002A is true RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A<sub>10A</sub>. A<sub>10C</sub> and A<sub>OC</sub> are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would in-

dicate a "0" In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.  $\overline{W}$ ,  $\overline{CS}$  Before  $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{CS}$  Before  $\overline{RAS}$  Refresh Cycle" or " $\overline{RAS}$  only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/8 in cases of N test pattern).

#### **DEVICE OPERATIONS**

#### **Device Operation**

The KM41C4002A contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41C4002A has only 11 address input pins, time multiplexed addressing is used to input 11 row and 11 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{\text{RAS}}$ ), the chip select input ( $\overline{\text{CS}}$ ) and the valid row and column address inputs.

Operating of the KM41C4002A begins by strobing in a valid row address with RAS while CS remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by CS. This is the beginning of any KM41C4002A cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t<sub>RP</sub>) requirement.

#### RAS and CS Timing

The minimum RAS and CS pulse widths are specified by t<sub>RAS</sub>(min) and t<sub>CS</sub>(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t<sub>RP</sub>, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C4002A begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

#### Read

A read cycle is achieved by maintaining the write enable input( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CS}$  and on the valid column address transition.

If  $\overline{CS}$  goes low before  $t_{RCD}(max)$  and if the column address is valid before  $t_{RAD}(max)$  then the access time to valid data is specified by  $t_{RAC}(min)$ . However, if  $\overline{CS}$  goes low after  $t_{RCD}(max)$  or if the column address becomes valid after  $t_{RAD}(max)$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ . In order to achieve the minimum access time,  $t_{RAC}(min)$ , it is necessary to meet both  $t_{RCD}(max)$  and  $t_{RAD}(max)$ .

#### Write

The KM41C4002A can perform early write, late write and read-modify-write cycles. The difference between

these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$  and  $\overline{CS}$ . In any type of write cycle, Date-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CS}$ , whichever is later.

Early Write: An early write cycle is performed by bringing W low before CS. The data at the data input pin(D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CS}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If  $\overline{W}$  is brought low after  $\overline{CS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$ , are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

#### **Data Output**

The KM41C4002A has a three-state output buffer which is controlled by  $\overline{CS}$ . Whenever  $\overline{CS}$  is high (V<sub>IH</sub>) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by told after the falling edge of  $\overline{CS}$ . Invalid data may be present at the output during the time after told and before the valid data appears at the output. The timing parameters told, trac and tale specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM41C4002A operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Static Column Mode Read, Static Column Mode Read-Modify-Write.

Hi-Z Output Static: Early Write, RAS-only Refresh, Static Column Mode Write, CS-Before-RAS Refresh, CS-only cycle.

Indeterminate Output State: Delayed Write.



### **DEVICE OPERATIONS (Continued)**

#### Refresh

The data in the KM41C4002A is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CS remains high. This cycle must be repeated for each row.

CS-before-RAS Refresh: The KM41C4002A has CS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CS is held low for the specified set up time (tcsh) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CS active time and cycling RAS. The KM41C4002A hidden refresh cycle is actually a CS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM41C4002A by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CS-before-RAS refresh is the preferred method.

#### Static Column Mode

Static Column Mode allows high speed read, write or read-modity-write random access to all the memory cells within a selected row. Operation within a selected row is similar to a static RAM. The read, write or readmodify-write cycles may be mixed in any order.

A Static Column mode read cycle starts as a normal cycle. Additional cells within the selected row are written by by applying a new column address while  $\overline{W}$ =V<sub>IH</sub> and  $\overline{RAS}$ =V<sub>IL</sub>.

A Static Column mode write cycle starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while  $\overline{\text{RAS}} = V_{IL}$  and toggiling either  $\overline{W}$  or  $\overline{\text{CS}}$ . The data is written into the cell trigered by the latter fallin edge of  $\overline{W}$  or  $\overline{\text{CS}}$ .

## CS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the  $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method of verifying the functionality of the  $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$  refresh activated circuitry.

After the  $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$  refresh operation, is  $\overline{\text{CS}}$  goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the CS-before-RAS counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows:

Row Address—Bits A<sub>0</sub> through A<sub>9</sub> are supplied by the on-chip refresh counter. The A<sub>10</sub> bit is set high internally.

Column Address—Bits  $A_0$  through  $A_{10}$  are strobed-in by the falling edge of  $\overline{CS}$  as in a normal memory cycle.

## Suggested CS-before-RAS Counter Test Procedure

The CS-before-RAS refresh counter test cycle timing is used in each of the following steps:

- Initialize the internal refresh counter by performing 8 cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address. (The row addresses are supplied by the on-chip refresh counter).
- Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 512 times so that highs are written into the 512 memory cells.
- 4. Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2, 3 and 4.

#### Power-up


If  $\overline{\text{RAS}} = V_{SS}$  during power-up, the KM41C4002A could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CS}}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.

An initial pause of  $200\mu s$  is required after power-up followed by any  $8\ \overline{RAS}$  cycles before proper device operation is achieved.




# PACKAGE DIMENSIONS 18-LEAD PLASTIC DUAL IN-LINE PACKAGE

Unit: Inches (Millimeters)



#### 20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



# PACKAGE DIMENSIONS (Continued) 20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

Units: Inches (millimeters)

