ASSP

Spread Spectrum Clock Generator

MB88151A

■ DESCRIPTION

MB88151A is a clock generator for EMI (Electro Magnetic Interference) reduction. The peak of unnecessary radiation noise (EMI) can be attenuated by making the oscillation frequency slightly modulate periodically with the internal modulator. It corresponds to both of the center spread which modulates frequency in modulation off as Middle Centered and down spread which modulates so as not to exceed frequency in modulation off.

■ FEATURES

	MB88151A-100/101 (multiply-by-1)	MB88151A-200/201 (multiply-by-2)	MB88151A-400/401 (multiply-by-4)	MB88151A-500/501 (multiply-by-1/2)	MB88151A-800/801 (multiply-by-8)
Input frequency/ Output frequency	16.6 MHz to 33.4 MHz/ 16.6 MHz to 33.4 MHz	16.6 MHz to 33.4 MHz/ 33.2 MHz to 66.8 MHz	16.6 MHz to 33.4 MHz/ 66.4 MHz to 133.6 MHz	16.6 MHz to 33.4 MHz/ 8.3 MHz to 16.7 MHz	8.3 MHz to 16.7 MHz 66.4 MHz to 133.6 MHz
Modulation clock cycle-cycle jitter	Less than100 ps	Less than 100 ps	Less than 150 ps	Less than 200 ps	Less than 150 ps

- Modulation rate : $\pm 0.5\%$, $\pm 1.5\%$ (Center spread), -1.0%, -3.0% (Down spread)
- Equipped with oscillation circuit : Range of oscillation 8.3 MHz to 33.4 MHz
- Modulation clock output Duty : 40% to 60%
- Low current consumption by CMOS process : 5 mA (24 MHz : Typ-sample, no load)
- Power supply voltage : 3.3 V $\pm$ 0.3 V
- Operating temperature : $-40\,°C$ to $+85\,°C$
- Package : SOP 8-pin

FUJITSU

■ PRODUCT LINEUP

MB88151A has five kinds of multiplication type.

| Product	Input frequency range	Multiplier ratio	Output frequency range
MB88151A-100/101	16.6 MHz to 33.4 MHz	Multiply-by-1	16.6 MHz to 33.4 MHz
MB88151A-200/201		Multiply-by-2	33.2 MHz to 66.8 MHz
MB88151A-400/401		Multiply-by-4	66.4 MHz to 133.6 MHz
MB88151A-500/501		Multiply-by-1/2	8.3 MHz to 16.7 MHz
MB88151A-800/801	8.3 MHz to 16.7 MHz	Multiply-by-8	66.4 MHz to 133.6 MHz

■ PIN ASSIGNMENT

TOP VIEW

```
         XIN  1 ●              8  XOUT
         Vss  2              7  VDD
                 MB88151A
        SEL0  3              6  ENS/XPD
        SEL1  4              5  CKOUT
```

FPT-8P-M02

■ PIN DESCRIPTION

Pin name	I/O	Pin no.	Description
XIN	I	1	Resonator connection pin/clock input pin
Vss	—	2	GND pin
SEL0	I	3	Modulation rate setting pin
SEL1	I	4	Modulation rate setting pin
CKOUT	O	5	Modulated clock output pin
ENS/XPD	I	6	Modulation enable setting pin (with pull-up resistance)/ Power down pin (with pull-up resistor)*
VDD	—	7	Power supply voltage pin
XOUT	O	8	Resonator connection pin

* : XPD = 800 kΩ pull-up resistor at "L"

FUJITSU

■ I/O CIRCUIT TYPE

Pin	Circuit type	Remarks
SEL0, SEL1		CMOS hysteresis input
ENS		CMOS hysteresis input with 50 kΩ + 800 kΩ (Typ) pull-up resistors Note : If "L" is input to XPD when the XPD function is selected, 50 kΩ pull-up resistor is disconnected.
CKOUT		• CMOS output • I_{OL} = 4 mA

Note : For XIN and XOUT pins, refer to "■OSCILLATION CIRCUIT".

■ HANDLING DEVICES

Preventing Latch-up

A latch-up can occur if, on this device, (a) a voltage higher than V_{DD} or a voltage lower than V_{SS} is applied to an input or output pin or (b) a voltage higher than the rating is applied between V_{DD} pin and V_{SS} pin. The latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use this device, be very careful not to exceed the maximum rating.

Handling unused pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, using a pull-up or pull-down resistor.

Unused output pin should be opened.

The attention when the external clock is used

Input the clock to XIN pin, and XOUT pin should be opened when you use the external clock.
Please pay attention so that an overshoot and an undershoot do not occur to an input clock of XIN pin.

Power supply pins

Please design connecting the power supply pin of this device by as low impedance as possible from the current supply source.

We recommend connecting electrolytic capacitor (about 10 μF) and the ceramic capacitor (about 0.01 μF) in parallel between V_{SS} pin and V_{DD} pin near the device, as a bypass capacitor.

Oscillation circuit

Noise near the XIN and XOUT pins may cause the device to malfunction. Design printed circuit boards so that electric wiring of XIN or XOUT pin and the resonator do not intersect other wiring.

Design the printed circuit board that surrounds the XIN and XOUT pins with ground.

FUJITSU

■ BLOCK DIAGRAM

VDD

SEL1 — Modulation rate setting

SEL0 — Modulation rate setting

ENS/XPD — Modulation enable setting/ Power down setting

XOUT — Reference clock

PLL block

Modulation clock output — CKOUT

XIN

$R_f = 1\ M\Omega$

VSS

$\dfrac{1}{M}$

Reference clock

$\dfrac{1}{N}$

Phase compare → Charge pump → Loop filter → V/I conversion → IDAC → ICO → Modulation clock output

$\dfrac{1}{L}$

Modulation logic ← Modulation rate setting/ Modulation enable setting

MB88151A PLL block

A glitchless IDAC (current output D/A converter) provides precise modulation, thereby dramatically reducing EMI.

■ PIN SETTING

When changing the pin setting, the stabilization wait time for the modulation clock is required. The stabilization wait time for the modulation clock take the maximum value of "■ ELECTRICAL CHARACTERISTICS • AC Characteristics Lock-up time".

ENS modulation enable setting (MB88151A-100/200/400/500/800)

ENS	Modulation
L	No modulation
H	Modulation

Note : Spectrum does not spread when "L" is set to ENS. The clock with low jitter can be obtained. Because of ENS has Pull-up resistance, spectrum spread when "H" is set to it or open the terminal.

XPD Power down setting **(MB88151A-101/201/401/501/801)**

XPD	Status
L	Power down Status
H	Operating status

Note : CKOUT of output pins are fixed to "L" output during power down.

SEL0, SEL1 Modulation rate setting

SEL1	SEL0	Modulation rate	Modulation type
L	L	$\pm 1.5\%$	Center spread
L	H	$\pm 0.5\%$	Center spread
H	L	$- 1.0\%$	Down spread
H	H	$- 3.0\%$	Down spread

Note : The modulation rate can be changed at the level of the terminal.

FUJITSU

• Center spread

Spectrum is spread (modulated) by centering on the frequency in modulation off.

Radiation level

Modulation width 3.0%

−1.5%

+1.5%

Frequency

Frequency in modulation off

Center spread example of ± 1.5% modulation rate

• Down spread

Spectrum is spread (modulated) below the frequency in modulation off.

Radiation level

Modulation width 3.0%

−3.0%

Frequency

Frequency in modulation off

Down spread example of − 3.0% modulation rate

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Power supply voltage*	V_{DD}	− 0.5	+ 4.0	V
Input voltage*	V_I	V_{SS} − 0.5	V_{DD} + 0.5	V
Output voltage*	V_O	V_{SS} − 0.5	V_{DD} + 0.5	V
Storage temperature	T_{ST}	− 55	+ 125	°C
Operation junction temperature	T_J	− 40	+ 125	°C
Output current	I_O	− 14	+ 14	mA
Overshoot	V_{IOVER}	—	V_{DD} + 1.0 ($t_{OVER} \leq$ 50 ns)	V
Undershoot	V_{IUNDER}	V_{SS}–1.0 ($t_{UNDER} \leq$ 50 ns)	—	V

* : The parameter is based on V_{SS} = 0.0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Overshoot/Undershoot

■ RECOMMENDED OPERATING CONDITIONS

(V$_{SS}$ = 0.0 V)

Parameter	Symbol	Pin	Conditions	Value			Unit
				Min	Typ	Max	
Power supply voltage	V$_{DD}$	V$_{DD}$	—	3.0	3.3	3.6	V
"H" level input voltage	V$_{IH}$	XIN, SEL0, SEL1, ENS	—	V$_{DD}$ × 0.8	—	V$_{DD}$ + 0.3	V
"L" level input voltage	V$_{IL}$		—	V$_{SS}$	—	V$_{DD}$ × 0.2	V
Input clock duty cycle	t$_{DCI}$	XIN	8.3 MHz to 33.4 MHz	40	50	60	%
Operating temperature	Ta	—	—	− 40	—	+ 85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

Input clock duty cycle (t$_{DCI}$ = t$_b$/t$_a$)

MB88151A

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics

(Ta = – 40 °C to + 85 °C, V_{DD} = 3.3 V ± 0.3 V, V_{SS} = 0.0 V)

Parameter	Symbol	Pin	Conditions	Value			Unit
				Min	Typ	Max	
Power supply current	I_{CC}	V_{DD}	No load capacitance at output 24 MHz MB88151A-100	—	5.0	7.0	mA
			At power down MB88151A-101	—	10	—	µA
Output voltage	V_{OH}	CKOUT	"H" level output, I_{OH} = – 4 mA	V_{DD} – 0.5	—	V_{DD}	V
	V_{OL}		"L" level output, I_{OL} = 4 mA	V_{SS}	—	0.4	V
Output impedance	Z_O	CKOUT	8.3 MHz to 133.6 MHz	—	45	—	Ω
Input capacitance	C_{IN}	XIN, SEL0, SEL1, ENS	Ta = + 25 °C, V_{DD} = V_I = 0.0 V, f = 1 MHz	—	—	16	pF
Load capacitance	C_L	CKOUT	8.3 MHz to 66.8 MHz	—	—	15	pF
			66.8 MHz to 100 MHz	—	—	10	
			100 MHz to 133.6 MHz	—	—	7	
Input pull-up resistance	R_{PUE}	ENS	V_{IL} = 0.0 V	25	50	200	kΩ
	R_{PUP}	XPD	V_{IL} = 0.0 V	500	800	1200	

FUJITSU

- AC Characteristics

(Ta = – 40 °C to + 85 °C, V_{DD} = 3.3 V ± 0.3 V, V_{SS} = 0.0 V)

Parameter	Symbol	Pin	Conditions	Value			Unit
				Min	Typ	Max	
Oscillation frequency	f_x	XIN, XOUT	Fundamental oscillation	8.3	—	33.4	MHz
Input frequency	f_{in}	XIN	External clock input (multiply-by-1, 2, 4, divided by 2)	16.6	—	33.4	MHz
			External clock input (multiply-by-8)	8.3	—	16.7	
Output frequency	f_{OUT}	CKOUT	MB88151A-100/101 (Multiply by 1)	16.6	—	33.4	MHz
			MB88151A-200/201 (Multiply by 2)	33.2	—	66.8	
			MB88151A-400/401 (Multiply by 4)	66.4	—	133.6	
			MB88151A-500/501 (2-frequency division)	8.3	—	16.7	
			MB88151A-800/801 (multiply-by-8)	66.4	—	133.6	
Output slew rate	SR	CKOUT	0.4 V to 2.4 V Load capacitance 15 pF	0.4	—	4.0	V/ns
Output clock duty cycle	t_{DCC}	CKOUT	1.5 V	40	—	60	%
Modulation period (Number of input clocks per modulation)	f_{MOD} (n_{MOD})	CKOUT	MB88151A-100/101, MB88151A-200/201, MB88151A-400/401, MB88151A-500/501	fin/2200 (2200)	fin/1900 (1900)	fin/1600 (1600)	kHz (clks)
			MB88151A-800/801	fin/880 (880)	fin/760 (760)	fin/640 (640)	kHz (clks)
Lock-up time	t_{LK}	CKOUT	8.3 MHz to 80 MHz	—	2	5	ms
			80 MHz to 133.6 MHz	—	3	8	
Cycle-cycle jitter	t_{JC}	CKOUT	MB88151A-100/101, MB88151A-200/201 No load capacitance, Ta = + 25 °C, V_{DD} = 3.3 V	—	—	100	ps-rms
			MB88151A-400/401, MB88151A-800/801 No load capacitance, Ta = + 25 °C, V_{DD} = 3.3 V	—	—	150	
			MB88151A-500/501 No load capacitance, Ta = + 25 °C, V_{DD} = 3.3 V	—	—	200	

Note : The modulation clock stabilization wait time is required after the power is turned on, the IC recovers from power saving, or after FREQ (frequency range) or ENS (modulation ON/OFF) setting is changed. For the modulation clock stabilization wait time, assign the maximum value for lock-up time.

MB88151A

<Definition of modulation frequency and number of input clocks per modulation>

f (Output frequency)

Modulation waveform

t

f_{MOD} (Min) f_{MOD} (Max)

Clock time   Clock time
n_{MOD} (Max) n_{MOD} (Min)   t

MB88151A contains the modulation period to realize the efficient EMI reduction.

The modulation period f_{MOD} depends on the input frequency and changes between f_{MOD} (Min) and f_{MOD} (Max) .

Furthermore, the average value of f_{MOD} equals the typical value of the electrical characteristics.

FUJITSU

■ **OUTPUT CLOCK DUTY CYCLE (t_{DCC} = t_b/t_a)**

■ **INPUT FREQUENCY (f_{in} = $1/t_{in}$)**

■ **OUTPUT SLEW RATE (SR)**

Note : SR = (2.4 − 0.4) /t_r, SR = (2.4 − 0.4) /t_f

■ **CYCLE-CYCLE JITTER (t_{JC} = | t_n − t_{n+1} |)**

Note : Cycle-cycle jitter is defined the difference between a certain cycle and immediately after (or, immediately before) .

■ MODULATION WAVEFORM

- • ±1.5% modulation rate, Example of center spread

CKOUT
Output frequency

+ 1.5 %

Frequency at modulation OFF

Time

− 1.5 %

f_{MOD}

- • −1.0% modulation rate, Example of down spread

CKOUT
Output frequency

Frequency at modulation OFF

Time

− 0.5 %

− 1.0 %

f_{MOD}

■ LOCK-UP TIME

If the setting pin is fixed at the "H" or "L" level, the maximum time after the power is turned on until the set clock signal is output from CKOUT pin is (the stabilization wait time of input clock to XIN pin) + (the lock-up time "t_{LK}"). For the input clock stabilization time, check the characteristics of the resonator or oscillator used.

For modulation enable control using the ENS pin during normal operation, the set clock signal is output from CKOUT pin at most the lock-up time (t_{LK}) after the level at the ENS pin is determined.

Note : When the pin setting is changed, the CKOUT pin output clock stabilization time is required. Until the output clock signal becomes stable, the output frequency, output clock duty cycle, modulation period, and cycle-cycle jitter cannot be guaranteed. It is therefore advisable to perform processing such as cancelling a reset of the device at the succeeding stage after the lock-up time.

When the power down is controlled by XPD pin, the desired clock is obtained after the pin is set to H level until the maximum lock-up time t_{LK} is elapsed.

■ OSCILLATION CIRCUIT

The figure below shows the connection example about general resonator. The oscillation circuit has the built-in resistance (1 MΩ) . The value of capacity (C_1 and C_2) is required adjusting to the most suitable value of individual resonator.

The most suitable value is different by individual resonator. Please refer to the resonator manufacturer which you use for the most suitable value.

Input the clock to XIN pin, and do not connect anything with XOUT pin if you use the external clock (you do not use the resonator).

• When using the resonator

MB88151A LSI Internal

R_f (1 MΩ)

XIN Pin   XOUT Pin

MB88151A LSI External

C_1 C_2

• When using an external clock

MB88151A LSI Internal

R_f (1 MΩ)

XIN Pin   XOUT Pin

MB88151A LSI External

External clock

OPEN

Note : Note that a jitter characteristic of an input clock may cause an affect a cycle-cycle jitter characteristic.

■ INTERCONNECTION CIRCUIT EXAMPLE

C$_1$, C$_2$: Oscillation stabilization capacitance (refer to "■OSCILLATION CIRCUIT".)
C$_3$: Capacitor of 10 µF or higher
C$_4$: Capacitor about 0.01 µF (connect a capacitor of good high frequency
  property (ex. laminated ceramic capacitor) to close to this device.)
R$_1$: Impedance matching resistor for board pattern

■ **SPECTRUM EXAMPLE CHARACTERISTICS**

The condition of the examples of the characteristic is shown as follows : Input frequency = 20 MHz (Output frequency = 20 MHz : Using MB88151A-100 (Multiply-by-1)), Power - supply voltage = 3.3 V, None load capacity, Modulation rate = ± 1.5% (center spread).
Spectrum analyzer HP4396B is connected with CKOUT. The result of the measurement with RBW = 1 kHz (ATT use for − 6dB).

■ ORDERING INFORMATION

Part number	Input frequency range	Multiplier ratio	Output frequency range	Package	Remarks
MB88151APNF-G-100-JNE1 MB88151APNF-G-101-JNE1	16.6 MHz to 33.4 MHz	Multiply-by-1	16.6 MHz to 33.4 MHz	8-pin plastic SOP (FPT-8P-M02)	
MB88151APNF-G-200-JNE1 MB88151APNF-G-201-JNE1		Multiply-by-2	33.2 MHz to 66.8 MHz		
MB88151APNF-G-400-JNE1 MB88151APNF-G-401-JNE1		Multiply-by-4	66.4 MHz to 133.6 MHz		
MB88151APNF-G-500-JNE1 MB88151APNF-G-501-JNE1		Multiply-by-1/2	8.3 MHz to 16.7 MHz		
MB88151APNF-G-800-JNE1 MB88151APNF-G-801-JNE1	8.3 MHz to 16.7 MHz	Multiply-by-8	66.4 MHz to 133.6 MHz		
MB88151APNF-G-100-JNEFE1 MB88151APNF-G-101-JNEFE1	16.6 MHz to 33.4 MHz	Multiply-by-1	16.6 MHz to 33.4 MHz		Emboss taping (EF type)
MB88151APNF-G-200-JNEFE1 MB88151APNF-G-201-JNEFE1		Multiply-by-2	33.2 MHz to 66.8 MHz		
MB88151APNF-G-400-JNEFE1 MB88151APNF-G-401-JNEFE1		Multiply-by-4	66.4 MHz to 133.6 MHz		
MB88151APNF-G-500-JNEFE1 MB88151APNF-G-501-JNEFE1		Multiply-by-1/2	8.3 MHz to 16.7 MHz		
MB88151APNF-G-800-JNEFE1 MB88151APNF-G-801-JNEFE1	8.3 MHz to 16.7 MHz	Multiply-by-8	66.4 MHz to 133.6 MHz		
MB88151APNF-G-100-JNERE1 MB88151APNF-G-101-JNERE1	16.6 MHz to 33.4 MHz	Multiply-by-1	16.6 MHz to 33.4 MHz		Emboss taping (ER type)
MB88151APNF-G-200-JNERE1 MB88151APNF-G-201-JNERE1		Multiply-by-2	33.2 MHz to 66.8 MHz		
MB88151APNF-G-400-JNERE1 MB88151APNF-G-401-JNERE1		Multiply-by-4	66.4 MHz to 133.6 MHz		
MB88151APNF-G-500-JNERE1 MB88151APNF-G-501-JNERE1		Multiply-by-1/2	8.3 MHz to 16.7 MHz		
MB88151APNF-G-800-JNERE1 MB88151APNF-G-801-JNERE1	8.3 MHz to 16.7 MHz	Multiply-by-8	66.4 MHz to 133.6 MHz		

FUJITSU

■ PACKAGE DIMENSION

8-pin plastic SOP	Lead pitch	1.27 mm
	Package width × package length	3.9 × 5.05 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.75 mm MAX
	Weight	0.06 g
(FPT-8P-M02)		

8-pin plastic SOP
(FPT-8P-M02)

Note 1) *1 : These dimensions include resin protrusion.
Note 2) *2 : These dimensions do not include resin protrusion.
Note 3) Pins width and pins thickness include plating thickness.
Note 4) Pins width do not include tie bar cutting remainder.

^{*1} 5.05 $^{+0.25}_{-0.20}$ (.199 $^{+.010}_{-.008}$)

^{*2} 3.90±0.30 (.154±.012)   6.00±0.40 (.236±.016)

0.22 $^{+0.03}_{-0.07}$ (.009 $^{+.001}_{-.003}$)

45°

0.40(.016)

"A"

1.27(.050)

0.44±0.08 (.017±.003)   ⊕ 0.13(.005) Ⓜ

0.10(.004)

Details of "A" part
1.55±0.20 (.061±.008) (Mounting height)
0.25(.010)
0~8°
0.50±0.20 (.020±.008)
0.60±0.15 (.024±.006)
0.15±0.10 (.006±.004) (Stand off)

©2002-2008 FUJITSU MICROELECTRONICS LIMITED F08004S-c-4-8

Dimensions in mm (inches).
Note: The values in parentheses are reference values.

Please confirm the latest Package dimension by following URL.
http://edevice.fujitsu.com/package/en-search/

■ **MAIN CHANGES IN THIS EDITION**

Page	Section	Change Results
—	—	Preliminary Data Sheet → Data Sheet

FUJITSU

MEMO

FUJITSU

MB88151A

For further information please contact:

Edited: Business & Media Promotion Dept.