



**MOTOROLA**

**MC14569B**

**PROGRAMMABLE DIVIDE-BY-N DUAL 4-BIT  
BINARY / BCD DOWN COUNTER**

The MC14569B is a programmable divide-by-N dual 4-bit binary or BCD down counter constructed with MOS P-channel and N-channel enhancement mode devices (complementary MOS) in a monolithic structure.

This device has been designed for use with the MC14568B phase comparator/counter in frequency synthesizers, phase-locked loops, and other frequency division applications requiring low power dissipation and/or high noise immunity.

- Speed-up Circuitry for Zero Detection
- Each 4-Bit Counter Can Divide Independently in BCD or Binary Mode
- Can be Cascaded With MC14568B, MC14522B or MC14526B for Frequency Synthesizer Applications
- All Outputs are Buffered
- Schmitt Triggered Clock Conditioning

**MAXIMUM RATINGS\*** (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	± 10	mA
P <sub>D</sub>	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.


†Temperature Derating: Plastic "P" Package: -12mW/°C from 65°C to 85°C

Ceramic "L" Package: -12mW/°C from 100°C to 125°C

**CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

**PROGRAMMABLE  
DIVIDE-BY-N DUAL 4-BIT  
BINARY / BCD DOWN COUNTER**



**L SUFFIX**  
CERAMIC PACKAGE  
CASE 620

**P SUFFIX**  
PLASTIC PACKAGE  
CASE 648

**ORDERING INFORMATION**

A Series: -55°C to +125°C  
MC14XXXBAL (Ceramic Package Only)


C Series: -40°C to +85°C  
MC14XXXBCP (Plastic Package)  
MC14XXXBCL (Ceramic Package)

6

**BLOCK DIAGRAM**

CTL = Low for Binary Count

CTL = High for BCD Count



# MC14569B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	T <sub>low</sub> *		25°C			T <sub>high</sub> *		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	V <sub>IL</sub>	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
		15	—	4.0	—	6.75	4.0	—	4.0	
	V <sub>IH</sub>	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	
		15	11.0	—	11.0	8.25	—	11.0	—	
Output Drive Current (AL Device) (VOH = 2.5 Vdc) (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	Source	I <sub>OH</sub>	5.0	-3.0	—	-2.4	-4.2	—	-1.7	mAdc
			5.0	-0.64	—	-0.51	-0.88	—	-0.36	
			10	-1.6	—	-1.3	-2.25	—	-0.9	
			15	-4.2	—	-3.4	-8.8	—	-2.4	
	Sink	I <sub>OL</sub>	5.0	0.64	—	0.51	0.88	—	0.36	mAdc
			10	1.6	—	1.3	2.25	—	0.9	
			15	4.2	—	3.4	8.8	—	2.4	—
Output Drive Current (CL/CP Device) (VOH = 2.5 Vdc) (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	Source	I <sub>OH</sub>	5.0	-2.5	—	-2.1	-4.2	—	-1.7	mAdc
			5.0	-0.52	—	-0.44	-0.88	—	-0.36	
			10	-1.3	—	-1.1	-2.25	—	-0.9	
			15	-3.6	—	-3.0	-8.8	—	-2.4	
	Sink	I <sub>OL</sub>	5.0	0.52	—	0.44	0.88	—	0.36	mAdc
			10	1.3	—	1.1	2.25	—	0.9	
			15	3.6	—	3.0	8.8	—	2.4	—
Input Current (AL Device)	I <sub>In</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Current (CL/CP Device)	I <sub>In</sub>	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	—	pf
Quiescent Current (AL Device) (Per Package)	I <sub>DD</sub>	5.0	—	5.0	—	0.005	5.0	—	150	μAdc
Quiescent Current (CL/CP Device) (Per Package)	I <sub>DD</sub>	10	—	10	—	0.010	10	—	300	μAdc
		15	—	20	—	0.015	20	—	600	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0	—	—	—	I <sub>T</sub> = (0.58 μA/kHz) f + I <sub>DD</sub>	—	—	—	μAdc
		10	—	—	—	I <sub>T</sub> = (1.20 μA/kHz) f + I <sub>DD</sub>	—	—	—	
		15	—	—	—	I <sub>T</sub> = (1.95 μA/kHz) f + I <sub>DD</sub>	—	—	—	

\*T<sub>low</sub> = -55°C for AL Device, -40°C for CL/CP Device.

†T<sub>high</sub> = +125°C for AL Device, +85°C for CL/CP Device.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

\*\*The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V f k$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.

# MC14569B

**SWITCHING CHARACTERISTICS\*** ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	$V_{DD}$ $V_{dc}$	All Types			Unit
			Min	Typ #	Max	
Output Rise Time	$t_{TLH}$	5.0	—	100	200	ns
		10	—	50	100	
		15	—	40	80	
Output Fall Time	$t_{THL}$	5.0	—	100	200	ns
		10	—	50	100	
		15	—	40	80	
Turn-On Delay Time Zero Detect Output	$t_{PLH}$	5.0	—	420	700	ns
		10	—	175	300	
		15	—	125	250	
Q Output		5.0	—	675	1200	ns
		10	—	285	500	
		15	—	200	400	
Turn-Off Delay Time Zero Detect Output	$t_{PHL}$	5.0	—	380	600	ns
		10	—	150	300	
		15	—	100	200	
Q Output		5.0	—	530	1000	ns
		10	—	225	400	
		15	—	155	300	
Clock Pulse Width	$t_{WH}$	5.0	300	100	—	ns
		10	150	45	—	
		15	115	30	—	
Clock Pulse Frequency	$f_{cl}$	5.0	—	3.5	2.1	MHz
		10	—	9.5	5.7	
		15	—	13.0	7.8	
Clock Pulse Rise and Fall Time	$t_{TLH} - t_{THL}$	5.0	NO LIMIT			$\mu\text{s}$
		10				
		15				

\*Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

6

## SWITCHING WAVEFORMS

FIGURE 1





FIGURE 2



# MC14569B

## PIN DESCRIPTIONS

### INPUTS

**P0, P1, P2, P3 (Pins 3, 4, 5, 6)** — Preset Inputs. Programmable inputs for the least significant counter. May be binary or BCD depending on the control input.

**P4, P5, P6, P7 (Pins 11, 12, 13, 14)** — Preset Inputs. Programmable inputs for the most significant counter. May be binary or BCD depending on the control input.

**Clock (Pin 9)** — Preset data is decremented by one on each positive transition of this signal.

### OUTPUTS

**Zero Detect (Pin 1)** — This output is normally low and goes high for one clock cycle when the counter has decremented to zero.

**Q (Pin 15)** — Output of the last stage of the most significant counter. This output will be inactive unless the preset input P7 has been set high.

### CONTROLS

**Cascade Feedback (Pin 7)** — This pin is normally set high. When low, loading of the preset inputs (P0 through P7) is inhibited, i.e., P0 through P7 are "don't cares." Refer to Table 1 for output characteristics.

**CTL<sub>1</sub> (Pin 2)** — This pin controls the counting mode of the least significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

**CTL<sub>2</sub> (Pin 10)** — This pin controls the counting mode of the most significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

### SUPPLY PINS

**V<sub>SS</sub> (Pin 18)** — Negative Supply Voltage. This pin is usually connected to ground.

**V<sub>DD</sub> (Pin 16)** — Positive Supply Voltage. This pin is connected to a positive supply voltage ranging from 3.0 volts to 18.0 volts.

## OPERATING CHARACTERISTICS


The MC14569B is a programmable divide-by-N dual 4-bit down counter. This counter may be programmed (i.e., preset) in BCD or binary code through inputs P0 to P7. For each counter, the counting sequence may be chosen independently by applying a high (for BCD count) or a low (for binary count) to the control inputs CTL<sub>1</sub> and CTL<sub>2</sub>.

The divide ratio N (N being the value programmed on the preset inputs P0 to P7) is automatically loaded into the counter as soon as the count 1 is detected. Therefore, a division ratio of one is not possible. After N clock


cycles, one pulse appears on the Zero Detect output. (See Timing Diagram.) The Q output is the output of the last stage of the most significant counter (See Tables 1 through 5, Mode Controls.)

When cascading the MC14569B to the MC14568B, MC14522B or the MC14526B, the Cascade Feedback input, Q, and Zero Detect outputs must be respectively connected to '0', Clock, and Load of the following counter. If the MC14569B is used alone, Cascade Feedback must be connected to V<sub>DD</sub>.

6



## PIN ASSIGNMENT



# MC14569B

**TABLE 1 — MODE CONTROLS** (Cascade Feedback = Low)

Counter Control Values		Divide Ratio	
CTL <sub>1</sub>	CTL <sub>2</sub>	Zero Detect	Q
0	0	256	256
0	1	160	160
1	0	160	160
1	1	100	100

Note: Data Preset Inputs (P0-P7) are "Don't Cares" while Cascade Feedback is Low.

**TABLE 2 — MODE CONTROLS** (CTL<sub>1</sub> = Low, CTL<sub>2</sub> = Low, Cascade Feedback = High)

Preset Inputs									Divide Ratio		Comments
P7	P6	P5	P4	P3	P2	P1	P0	Zero Detect	Q		
0	0	0	0	0	0	0	0	256	256		
0	0	0	0	0	0	0	1	X	X		
0	0	0	0	0	0	1	0	2	X		
0	0	0	0	0	0	1	1	160	160		
.	.	.	.	.	.	.	.	3	X		
.	.	.	.	.	.	.	.	.	.	X	
.	.	.	.	.	.	.	.	.	.	X	
0	0	0	0	1	1	1	1	15	X		
0	0	0	1	0	0	0	0	16	X		
.	.	.	.	.	.	.	.	.	.	X	
.	.	.	.	.	.	.	.	.	.	X	
0	0	1	0	0	0	0	0	32	X		
.	.	.	.	.	.	.	.	.	X		
.	.	.	.	.	.	.	.	.	.	X	
0	1	0	0	0	0	0	0	64	X		
.	.	.	.	.	.	.	.	.	X		
.	.	.	.	.	.	.	.	.	.	X	
0	1	1	1	1	1	1	1	127	X		
1	0	0	0	0	0	0	0	128	.		
.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	
1	0	0	0	1	0	0	0	136	136		
.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	
1	1	1	1	1	1	1	1	255	255		
2 <sup>7</sup> 128	2 <sup>6</sup> 64	2 <sup>5</sup> 32	2 <sup>4</sup> 16	2 <sup>3</sup> 8	2 <sup>2</sup> 4	2 <sup>1</sup> 2	2 <sup>0</sup> 1				Bit Value
Counter #2 Binary				Counter #1 Binary							Counting Sequence

X = No Output (Always Low)

# MC14569B

**TABLE 3 — MODE CONTROLS (CTL<sub>1</sub> = High, CTL<sub>2</sub> = Low, Cascade Feedback = High)**

Preset Inputs								Divide Ratio		Comments
P7	P6	P5	P4	P3	P2	P1	P0	Zero Detect	Q	
0	0	0	0	0	0	0	0	160	160	Max Count
0	0	0	0	0	0	0	1	X		Illegal State
0	0	0	0	0	0	1	0	2		Min Count
0	0	0	0	0	0	1	1	3		X
.	.	.	.	.	.	1	1	.	.	X
.	.	.	.	.	.	.	.	.	.	X
0	0	0	0	1	0	0	1	9		X
0	0	0	1	0	0	0	0	10		X
.	.	.	.	.	.	.	.	.	.	X
.	.	.	.	.	.	.	.	.	.	X
0	0	0	1	1	0	0	1	19		X
0	0	1	0	0	0	0	0	20		X
.	.	.	.	.	.	.	.	.	.	X
.	.	.	.	.	.	.	.	.	.	X
0	0	1	1	0	0	0	0	30		X
.	.	.	.	.	.	.	.	.	.	X
.	.	.	.	.	.	.	.	.	.	X
0	1	0	0	0	0	0	0	40		X
.	.	.	.	.	.	.	.	.	.	X
.	.	.	.	.	.	.	.	.	.	X
0	1	0	1	0	0	0	0	50		X
.	.	.	.	.	.	.	.	.	.	X
.	.	.	.	.	.	.	.	.	.	X
0	1	1	0	0	0	0	0	60		X
.	.	.	.	.	.	.	.	.	.	X
.	.	.	.	.	.	.	.	.	.	X
0	1	1	1	0	0	0	0	70		X
.	.	.	.	.	.	.	.	.	.	X
.	.	.	.	.	.	.	.	.	.	X
1	0	0	0	0	0	0	0	80	80	Q Output Active
.	.	.	.	.	.	.	.	.	.	
1	0	0	1	0	0	0	0	90	90	.
.	.	.	.	.	.	.	.	.	.	.
1	1	1	1	1	0	0	0	150	150	.
.	.	.	.	.	.	.	.	.	.	.
1	1	1	1	1	0	0	1	159	159	.
80	40	20	10	8	4	2	1			Bit Value
Counter #2 Binary				Counter #1 BCD						
								Counting Sequence		

X = No Output (Always Low)

Q Output Active



# MC14569B

**TABLE 4 — MODE CONTROLS (CTL<sub>1</sub> = Low, CTL<sub>2</sub> = High, Cascade Feedback = High)**

Preset Values								Divide Ratio		Comments
P7	P6	P5	P4	P3	P2	P1	P0	Zero Detect	Q	
0	0	0	0	0	0	0	0	160	160	Max Count
0	0	0	0	0	0	0	1	X	X	Illegal State
0	0	0	0	0	0	1	0	2	X	
0	0	0	0	0	0	1	1	3	X	Min Count
.	.	.	.	.	.	.	.	.	X	
.	.	.	.	.	.	.	.	.	X	
0	0	0	0	1	1	1	1	15	X	
0	0	0	1	0	0	0	0	16	X	
.	.	.	.	.	.	.	.	.	X	
.	.	.	.	.	.	.	.	.	X	
0	0	0	1	1	1	1	1	31	X	
0	0	1	0	0	0	0	0	32	X	
.	.	.	.	.	.	.	.	.	X	
.	.	.	.	.	.	.	.	.	X	
0	0	1	1	0	0	0	0	48	X	
.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	
0	1	0	0	0	0	0	0	64	X	
.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	
0	1	0	1	0	0	0	0	80	X	
.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	
0	1	1	1	0	0	0	0	112	X	
.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	
1	0	0	0	0	0	0	0	128	128	Q Output Active
.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	
1	0	0	1	0	0	0	0	144	144	
.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	
1	0	0	1	1	1	1	1	159	159	
$2^7$ 128	$2^6$ 64	$2^5$ 32	$2^4$ 16	$2^3$ 8	$2^2$ 4	$2^1$ 2	$2^0$ 1	Bit Value		
Counter #2 BCD				Counter #1 Binary				Counting Sequence		


X = No Output (Always Low)

# MC14569B


**TABLE 5 — MODE CONTROLS** (CTL<sub>1</sub> = High, CTL<sub>2</sub> = High, Cascade Feedback = High)

Preset Values									Divide Ratio		Comments
P7	P6	P5	P4	P3	P2	P1	P0	Zero Detect	Q		
0	0	0	0	0	0	0	0	100	100		
0	0	0	0	0	0	0	1	X	X		
0	0	0	0	0	0	1	0	2	X		
0	0	0	0	0	0	1	1	3	X		
.	.	.	.	.	.	.	.	.	.	X	
.	.	.	.	.	.	.	.	.	.	X	
0	0	0	0	1	0	0	1	9	.	X	
0	0	0	1	0	0	0	0	10	.	X	
.	.	.	.	.	.	.	.	.	.	X	
.	.	.	.	.	.	.	.	.	.	X	
0	0	1	1	0	0	0	0	30	.	X	
.	.	.	.	.	.	.	.	.	.	X	
0	1	0	0	0	0	0	0	40	.	X	
.	.	.	.	.	.	.	.	.	.	X	
0	1	0	1	0	0	0	0	50	.	X	
.	.	.	.	.	.	.	.	.	.	X	
0	1	1	1	0	0	0	0	70	.	X	
.	.	.	.	.	.	.	.	.	.	X	
1	0	0	0	0	0	0	0	80	80		
.	.	.	.	.	.	.	.	.	.	.	
1	0	0	1	0	0	0	0	90	90		
.	.	.	.	.	.	.	.	.	.	.	
1	0	0	1	1	0	0	1	99	99		
80	40	20	10	8	4	2	1				Bit Value
Counter #2 BCD				Counter #1 BCD							

X = No Output (Always Low)



**MC14569B**  
LOGIC DIAGRAM



# MC14569B

## TYPICAL APPLICATIONS

FIGURE 6 -- CASCADING MC14568B AND MC14522B OR MC14526B WITH MC14569B




FIGURE 7 — FREQUENCY SYNTHESIZER WITH MC14568B and MC14569B USING A MIXER  
(Channel Spacing 10 kHz)

