



Product Preview


Octal D-Type Latch with 3-State Outputs

The MC74AC573/74ACT573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.

The MC74AC573/74ACT573 is functionally identical to the MC74AC373/74ACT373 but has inputs and outputs on opposite sides.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC373/74ACT373
- 3-State Outputs for Bus Interfacing
- Outputs Source/Sink 24 mA
- 'ACT573 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

- D₀-D₇ Data Inputs
 LE Latch Enable Input
 \overline{OE} 3-State Output Enable Input
 Q₀-Q₇ 3-State Latch Outputs


TRUTH TABLE

Inputs			Outputs
\overline{OE}	LE	D	Q _n
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

- H = HIGH Voltage Level
 L = LOW Voltage Level
 Z = High Impedance
 X = Immaterial
 Q₀ = Previous D₀ before LOW-to-HIGH Transition of Clock

MC74AC573
MC74ACT573


OCTAL D-TYPE
 LATCH WITH
 3-STATE OUTPUTS



N SUFFIX
 CASE 738-03
 PLASTIC



DW SUFFIX
 CASE 751D-03
 PLASTIC




MC74AC573 • MC74ACT573

FUNCTIONAL DESCRIPTION

The MC74AC573/74ACT573 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time

preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
I_{CC}	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = \text{Worst Case}$
I_{CC}	Maximum Quiescent Supply Current	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = 25^\circ C$
I_{CCT}	Maximum Additional I_{CC} /Input (ACT573)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V, T_A = \text{Worst Case}$

MC74AC573 • MC74ACT573

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)


Symbol	Parameter	V _{CC} * (V)	74AC			74AC		Units	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
t _{PLH}	Propagation Delay D _n to O _n	3.3 5.0		9.0 6.0			ns	3-5	
t _{PHL}	Propagation Delay D _n to O _n	3.3 5.0		9.0 6.0			ns	3-5	
t _{PLH}	Propagation Delay LE to O _n	3.3 5.0		9.0 6.0			ns	3-6	
t _{PHL}	Propagation Delay LE to O _n	3.3 5.0		8.0 5.5			ns	3-6	
t _{PZH}	Output Enable Time	3.3 5.0		7.0 5.5			ns	3-7	
t _{PZL}	Output Enable Time	3.3 5.0		7.5 5.5			ns	3-8	
t _{PHZ}	Output Disable Time	3.3 5.0		8.5 6.5			ns	3-7	
t _{PLZ}	Output Disable Time	3.3 5.0		6.5 5.0			ns	3-8	

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74AC		74AC		Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	2.0 1.0				ns	3-9
t _h	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	0 0				ns	3-9
t _w	LE Pulse Width, HIGH	3.3 5.0	4.0 2.5				ns	3-6

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V



MC74AC573 • MC74ACT573

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V _{CC} * (V)	74ACT			74ACT		Units	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
t _{PLH}	Propagation Delay D _n to O _n	5.0	1.0	6.0	10.5	1.0	12	ns	3-5
t _{PHL}	Propagation Delay D _n to O _n	5.0	1.0	6.0	10.5	1.0	12	ns	3-5
t _{PLH}	Propagation Delay LE to O _n	5.0	1.0	6.0	10.5	1.0	12	ns	3-6
t _{PHL}	Propagation Delay LE to O _n	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6
t _{PZH}	Output Enable Time	5.0	1.0	5.5	10	1.0	11	ns	3-7
t _{PZL}	Output Enable Time	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-8
t _{PHZ}	Output Disable Time	5.0	1.0	6.5	11	1.0	12.5	ns	3-7
t _{PLZ}	Output Disable Time	5.0	1.0	5.0	8.5	1.0	9.5	ns	3-8

*Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74ACT		74ACT		Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW D _n to LE	5.0	1.5	3.0	3.5	ns	3-9	
t _h	Hold Time, HIGH or LOW D _n to LE	5.0	~1.5	0	0	ns	3-9	
t _w	LE Pulse Width, HIGH	5.0	2.0	3.5	4.0	ns	3-6	

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	25	pF	V _{CC} = 5.0 V

5