


PowerMOS transistors

Avalanche energy rated

PHX6N60E

FEATURES

- Repetitive Avalanche Rated
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Isolated package


SYMBOL**QUICK REFERENCE DATA** $V_{DSS} = 600 \text{ V}$ $I_D = 2.8 \text{ A}$ $R_{DS(ON)} \leq 1.8 \Omega$ **GENERAL DESCRIPTION**

N-channel, enhancement mode field-effect power transistor, intended for use in off-line switched mode power supplies, T.V. and computer monitor power supplies, d.c. to d.c. converters, motor control circuits and general purpose switching applications.

The PHX6N60E is supplied in the SOT186A full pack, isolated package.

PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

SOT186A**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	-	600	V
V_{DGR}	Drain-gate voltage	$T_j = 25 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}; R_{GS} = 20 \text{ k}\Omega$	-	600	V
V_{GS}	Gate-source voltage	-	± 30	± 30	V
I_D	Continuous drain current	$T_{hs} = 25 \text{ }^\circ\text{C}; V_{GS} = 10 \text{ V}$	-	2.8	A
I_{DM}	Pulsed drain current	$T_{hs} = 100 \text{ }^\circ\text{C}; V_{GS} = 10 \text{ V}$	-	1.8	A
P_D	Total dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	21	A
T_j, T_{stg}	Operating junction and storage temperature range	$T_{hs} = 25 \text{ }^\circ\text{C}$	-55	35	W
				150	$^\circ\text{C}$

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{AS}	Single pulse avalanche energy	$V_{DD} \leq 50 \text{ V}; \text{ starting } T_j = 25 \text{ }^\circ\text{C}$	-	350	mJ
E_{AR}	Repetitive avalanche energy ¹	$R_{GS} = 50 \Omega; V_{GS} = 10 \text{ V}$	-	10	mJ
I_{AR}	Avalanche current		-	5.4	A

¹ pulse width and repetition rate limited by T_j max.

PowerMOS transistors

Avalanche energy rated

PHX6N60E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; R.H. $\leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th(j-hs)}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	3.6	K/W
$R_{th(j-a)}$	Thermal resistance junction to ambient		-	55	-	K/W

ELECTRICAL CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	600	-	-	V
$\Delta V_{(BR)DSS} / \Delta T_j$	Drain-source breakdown voltage temperature coefficient	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	-	0.1	-	%/K
$R_{DS(ON)}$	Drain-source on resistance	$V_{GS} = 10\text{ V}$; $I_D = 2.7\text{ A}$	-	1.5	1.8	Ω
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
g_{ls}	Forward transconductance	$V_{DS} = 30\text{ V}$; $I_D = 2.7\text{ A}$	2	3.4	-	S
I_{DSS}	Drain-source leakage current	$V_{DS} = 600\text{ V}$; $V_{GS} = 0\text{ V}$	-	2	100	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 480\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125^\circ\text{C}$	-	50	500	μA
$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$			-	10	200	nA
$Q_{g(\text{tot})}$	Total gate charge	$I_D = 5.4\text{ A}$; $V_{DD} = 480\text{ V}$; $V_{GS} = 10\text{ V}$	-	50	65	nC
Q_{gs}	Gate-source charge		-	5	8	nC
Q_{gd}	Gate-drain (Miller) charge		-	26	35	nC
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300\text{ V}$; $R_D = 56\text{ }\Omega$	-	15	-	ns
t_r	Turn-on rise time	$R_G = 12\text{ }\Omega$	-	35	-	ns
$t_{d(off)}$	Turn-off delay time		-	90	-	ns
t_f	Turn-off fall time		-	40	-	ns
L_d	Internal drain inductance	Measured from drain lead to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}$; $V_{DS} = 25\text{ V}$; $f = 1\text{ MHz}$	-	650	-	pF
C_{oss}	Output capacitance		-	85	-	pF
C_{fss}	Feedback capacitance		-	50	-	pF

PowerMOS transistors

Avalanche energy rated

PHX6N60E

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_s	Continuous source current (body diode)	$T_{hs} = 25^\circ\text{C}$	-	-	5.4	A
I_{SM}	Pulsed source current (body diode)	$T_{hs} = 25^\circ\text{C}$	-	-	21	A
V_{SD}	Diode forward voltage	$I_s = 5.4 \text{ A}; V_{GS} = 0 \text{ V}$	-	-	1.2	V
t_{rr} Q_{rr}	Reverse recovery time Reverse recovery charge	$I_s = 5.4 \text{ A}; V_{GS} = 0 \text{ V}; dI/dt = 100 \text{ A}/\mu\text{s}$	-	480 4	-	ns μC




Fig. 1. Normalised power dissipation.
 $PD\% = 100 - P_D/P_{D,25^\circ\text{C}} = f(T_{hs})$




Fig. 3. Safe operating area. $T_{hs} = 25^\circ\text{C}$
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p




Fig. 2. Normalised continuous drain current.
 $ID\% = 100 - I_D/I_{D,25^\circ\text{C}} = f(T_{hs})$; conditions: $V_{GS} \geq 10 \text{ V}$




Fig. 4. Transient thermal impedance.
 $Z_{th,j-hs} = f(t_p)$; parameter $D = t_p/T$

PowerMOS transistors

Avalanche energy rated

PHX6N60E




Fig.5. Typical output characteristics.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig.8. Typical transconductance.
 $g_{fs} = f(I_D)$; parameter T_j




Fig.6. Typical on-state resistance.
 $R_{DS(on)} = f(I_D)$; parameter V_{GS}




Fig.9. Normalised drain-source on-state resistance.
 $a = R_{DS(on)}/R_{DS(on)25\text{ C}} = f(T_j)$; $I_D = 2.7\text{ A}$; $V_{GS} = 10\text{ V}$




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; parameter T_j










Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 0.25\text{ mA}$; $V_{DS} = V_{GS}$

PowerMOS transistors

Avalanche energy rated

PHX6N60E



PowerMOS transistors Avalanche energy rated

PHX6N60E




Fig.17. Normalised non-repetitive avalanche energy rating.
 $E_{AS}\% = f(T_{hs})$




Fig.18. Unclamped inductive test circuit.

$$E_{AS} = 0.5 \cdot L I_D^2 \cdot \frac{V_{(BR)DSS}}{(V_{(BR)DSS} - V_{DD})}$$