

## 10. ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings ( $T_a=25^\circ C$ )

Parameter	Symbol	Test condition	Rating	Unit
Power supply voltage	$V_{DD}$		-0.3 to +7.0	v
Input voltage	$V_I$		-0.3 to $V_{DD}+0.3$	v
Output voltage	$V_O$		-0.3 to $V_{DD}+0.3$	v
Operation temperature	$T_{opt}$		-10 to +70	xC
Storage temperature	$T_{stg}$		-65 to +150	xC

DC Characteristics ( $T_a=-10$  to  $+70^\circ C$ ,  $V_{DD}=5V\pm10\%$ )

Parameter	Symbol	Test condition	MIN	TYP	MAX	Unit
Input high voltage	$V_{IH1}$	Except for SCK	$0.7V_{DD}$		$V_{DD}$	v
	$V_{IH2}$	SCK	$0.8V_{DD}$		$V_{DD}$	v
Input low voltage	$V_{IL}$		0		$0.3V_{DD}$	v
Input high leakage current	$I_{LIH}$	$V_I = V_{DD}$			10	uA
Input low leakage current	$I_{LIL}$	$V=0V$			-10	uA
Output high voltage	$V_{OH1}$	BUSY, D0-D3 $I_{HO}=-400\mu A$	$V_{DD}-0.5$			v
	$V_{OH2}$	SYNC, $I_{OH}=-100\mu A$	$V_{DD}-0.5$			v
Output low voltage	$V_{OL1}$	BUSY, D0-D3 $I_{OL}=1.7mA$			0.45	v
	$V_{OL2}$	SYNC, $I_{OL}=100\mu A$			0.45	v
Output high leakage current	$I_{LOH}$	$V_O = V_{DD}$			10	uA
Output low leakage current	$I_{LOL}$	$V_I = 0V$			-10	uA
LCD drive voltage	$V_{LCD}$		3.0		$V_{DD}$	v
Row output impedance	$R_{ROW}$			4	8	k
Row/column output impedance	$R_{ROW/COL}$			5	10	k

Column output impedance	$R_{COL}$		10	15	k
Power supply current	$I_{DD1}$	Operation mode, $f_C=400\text{kHz}$	200	400	$\mu\text{A}$
	$I_{DD2}$	STOP mode, CLK=0V		20	$\mu\text{A}$

Capacitance ( $T_a=25^\circ\text{C}$ ,  $V_{DD}=0\text{V}$ )

Parameter	Symbol	Test condition	MIN	TYP	MAX	Unit
Input capacitance	$C_{IN}$	$f=1\text{MHz}$ Unmeasured pins returned to 0V			10	$\text{pF}$
Output capacitance	$C_{OUT}$				25	$\text{pF}$
Input/output capacitance	$C_{IO}$				15	$\text{pF}$

AC Characteristics ( $T_a=-10$  to  $+70^\circ\text{C}$ ,  $V_{DD}=+5\text{V}\pm10\%$ )

Common operation:

Parameter	Symbol	Test condition	MIN	TYP	MAX	Unit
Clock operation frequency	$f_{TC}$		100		1100	$\text{kHz}$
High clock pulse width	$t_{WHC}$		350			$\text{ns}$
Low clock pulse width	$t_{WLC}$		350			$\text{ns}$
RESET high width	$t_{HRS}$		4			$\text{us}$
$\overline{\text{CS}} \rightarrow \overline{\text{BUSY}}$ delay time	$t_{DCSB}$	$C_L=50\text{pF}$			2	$\text{us}$
$\overline{\text{CS}} \rightarrow \overline{\text{BUSY}}$ float delay time	$t_{DCSFB}$	$C_L=50\text{pF}$			4	$\text{us}$
$\overline{\text{CS}}$ high width	$t_{WHCS}$		4			$\text{us}$
SYNC load capacitance	$C_{LSY}$				100	$\text{pF}$
Data setup time to RESET	$t_{SDR}$		0			$\text{us}$
Data hold time from RESET	$t_{HRD}$		4			$\text{us}$


Serial Input/Output Operation:

Parameter	Symbol	Test condition	MIN	TYP	MAX	Unit
SCK period	$t_{CYK}$		0.9			us
High SCK pulse width	$t_{WHK}$		400			ns
Low SCK pulse width	$t_{WLK}$		400			ns
High SCK hold time from BUSY $\uparrow$	$t_{HBK}$		0			ns
SI setup time to SCK $\uparrow$	$t_{SIK}$		100			ns
SI hold time from SCK $\uparrow$	$t_{HKI}$		250			ns
SCK $\downarrow$ -SO delay time	$t_{DKO}$	$C_L = 50\text{pF}$			320	ns
Eighth SCK $\downarrow$ -BUSY delay time	$C_{DKB}$	$C_L = 50\text{pF}$			3	us
BUSY low time	$t_{WLB}$	$C_L = 50\text{pF}$	18		64	$1/f_C$
C/D setup time to first SCK $\uparrow$	$t_{SDK}$		0			us
C/D hold time from eighth SCK $\uparrow$	$t_{HKD}$		2			us
CS hold time from eighth SCK $\uparrow$	$t_{HKCS}$		2			us


Parallel Input/Output Operation:

Parameter	Symbol	Test condition	MIN	TYP	MAX	Unit
Command input setup time to STB↑	$t_A$	$C_L = 80\text{pF}$	100			ns
Command input hold time from STB↑	$t_B$	$C_L = 20\text{pF}$	90			ns
Data input setup time to STB↑	$t_C$	$C_L = 80\text{pF}$	230			ns
Data input hold time from STB↑	$t_D$	$C_L = 20\text{pF}$	50			ns
Data output delay time	$t_{ACC}$	$C_L = 80\text{pF}$	90	650		ns
Data output hold time	$t_H$	$C_L = 20\text{pF}$	0	150		ns
STB pulse width	$t_{SL}$		700			ns
STB high time	$t_{SH}$		1			us
High STB hold time from BUSY↑	$t_{HBS}$		0			us
Second STB↑-BUSY↑ delay time	$t_{DSB}$			3		us
BUSY low time	$t_{WLB}$	$C_L = 50\text{pF}$	18	64		$1/f_C$
C/D setup time to first STB↑	$t_{SDS}$		0			us
C/D hold time from second STB↑	$t_{HSD}$		2			us
CS hold time from second STB↑	$t_{HSCS}$		2			us


AC timing measurement voltages (except for  $\overline{\text{STB}}/\overline{\text{SCK}}$  or  $\overline{\text{BUSY}}$ )




Clock timing



RESET input timing




Interface specification timing




$10^{-5}$

■ 6427525 00716?? 796 ■

## Serial input/output timing




## Parallel input/output timing



Data Memory STOP Mode Low Supply Voltage Data Retention  
 Characteristics (Ta=-10 to +70°C)

Parameter	Symbol	Test condition	MIN	TYP	MAX	Unit
Data retention supply voltage	$V_{DDDR}$		2.0			V
Data retention supply current	$I_{DDDR}$	$V_{DDDR} = 2.0V$			20	uA
Data retention high RESET input voltage	$V_{IHDR}$		0.9V	$V_{DDDR}$	-0.2	V
RESET, CLOCK setup time	$t_{SRC}$		10			us
RESET, CLOCK hold time	$t_{HRC}$		10			us

## Data retention timing





- ①  $V_{DDR}$
- ②  $V_{IHI}$
- ③  $V_{IHIDR}$
- ④  $V_{IL}$


**Caution:** In the data retention mode, set all inputs to  $V_{DDR}$  or less.

## 11. PACKAGE DIMENSION


80-pin Plastic Quad-flat Package Dimension (unit: mm)



ES 80-pin Ceramic Flat Package (for reference) (unit: mm)



Cautions:



1. Note that the metal cap that is connected to pin 33 becomes the positive power supply level.
2. Note that bottom leads are formed aslant.
3. Since lead tip cut work is not process controlled, the lead length is not defined.