Am27C2048

2 Megabit (131,072 x 16-Bit) CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - -- 90 ns
- Low power consumption
 - -- 100 μA maximum CMOS standby current
- **■** JEDEC-approved pinout
 - Plug-in upgrade of 1 Mbit EPROM
 - 40-pin DIP/PDIP
 - 44-pin LCC/PLCC

- Single +5 V power supply
- ±10 V power supply tolerance standard on most speeds
- 100% Flashrite[™] programming
 - Typical programming time of 16 seconds
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- DESC SMD No. 5962-92140

GENERAL DESCRIPTION


The Am27C2048 is a 2 Mbit, ultraviolet erasable programmable read-only memory. It is organized as 128K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C2048 is ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.

Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C2048 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C2048 supports AMD's Flash-rite programming algorithm (100 μ s pulses) resulting in typical programming time of 16 seconds.



Publication# 11407 Rev. D Amendment/0 Issue Date: July 1993


11407D-1

2-96

PRODUCT SELECTOR GUIDE

Family Part No. Am27C2048							
Ordering Part No: Vcc ±5%	-95	-105	-125	_		-255	
Vcc±10%	-90	-100	-120	-150	-200	-250	
Max Access Time (ns)	90	100	120	150	200	250	
CE (E) Access (ns)	90	100	120	150	200	250	
OE (G) Access (ns)	40	50	50	65	75	100	

CONNECTION DIAGRAMS Top View



1. JEDEC nomenclature is in parentheses.


2. Don't use (DU) for PLCC.

11407D-3

PIN DESIGNATIONS

A0-A16 Address Inputs CE (E) Chip Enable Input DQ0-DQ15 = Data Inputs/Outputs ŌE (G) Output Enable Input PGM (P) Program Enable Input Vcc Vcc Supply Voltage VPP Program Supply Voltage


 V_{SS} Ground





ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Com	binations
AM27C2048-90	
AM27C2048-95	DC, DCB, DI, LC, LCB, LI DC, DCB, DI, OD DIB, DE, DEB, LCB, LIB, LE,
AM27C2048-105	LC, LCB, LI
AM27C2048-120	
AM27C2048-125	DC DCR DI
AM27C2048-150	
AM27C2048-200	
AM27C2048-255	LEB, LC, LI


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Com	binations
AM27C2048-100	
AM27C2048-105	i
AM27C2048-120	
AM27C2048-125	PC, JC, PI, JI
AM27C2048-150	
AM27C2048-200	
AM27C2048-255	

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C2048-120						
AM27C2048-150	TOO A IDUA					
AM27C2048-200	/BQA, /BUA					
AM27C2048-250						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C2048

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C2048 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C2048. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 $\mu\text{W}/\text{cm}^2$ for 15 to 20 minutes. The Am27C2048 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C2048, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C2048 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C2048

Upon delivery, or after each erasure, the Am27C2048 has all 2,097,152 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C2048 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, and $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ are at V_{II}.

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 μ s programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C2048. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C2048s in parallel with different data is also easily accomplished. Except for

 $\overline{\text{CE}}$, all like inputs of the parallel Am27C2048 may be common. A TTL low-level program pulse applied to an Am27C2048 $\overline{\text{CE}}$ input with VPP = 12.75 V \pm 0.25 V and $\overline{\text{PGM}}$ LOW will program that Am27C2048. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C2048 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} , at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C2048.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C2048. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27C2048, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs to after the falling edge of \overline{OE} , assuming that \overline{OE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27C2048 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27C2048 also has a TTL-standby mode which re-



duce the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_H. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation, and
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode		CE	ŌĒ	PGM	AO	A 9	Vpp	Outputs
Read		VIL	VIL	Х	Х	Х	X	Dоит
Output Disable		VIL	ViH	Х	Х	Х	Х	High Z
Standby (TTL)		VIH	Х	х	Х	Х	Х	High Z
Standby (CMOS)		Vcc ± 0.3 V	X	Х	Х	Х	Х	High Z
Program		VIL	X	VIL	Х	X	VPP	Din
Program Verify	Program Verify		VIL	ViH	Х	Х	Vpp	Dout
Program Inhibit		ViH	Х	Х	Х	×	Vpp	High Z
Auto Select	Manufacturer Code	ViL	VIL	х	VIL	Vн	Х	01H
(Note 3)	Device Code	VIL	VIL	Х	VIH	Vн	Х	98H

Notes:

- 1. X can be either VIL or VIH.
- 2. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 3. $A1-A8 = A10-16 = V_{IL}$.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature:	
OTP Products	65°C to +125°C
All Other Products	65°C to +150°C
Ambient Temperature:	
with Power Applied	
Voltage with Respect t	o V _{SS} :
All pins except A9, VPF	, and
Vcc (Note 1)	0.6 V to Vcc + 0.6 V
A9 and VPP (Note 2)	–0.6 V to 13.5 V
Vcc	-0.6 V to 7.0 V

Notes:

- During transitions, the input may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Case Temperature (Tc) 0°C to +70°C
Industrial (I) Devices
Case Temperature (Tc) −40°C to +85°C
Extended Commercial (E) Devices
Case Temperature (Tc)55°C to +125°C
Military (M) Devices
Case Temperature (Tc)55°C to +125°C
Supply Read Voltages:
Vcc for Am27C2048-XX5 +4.75 V to +5.25 V
Vcc for Am27C2048-XX0 +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.




DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 6 and 7 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -400 μA		2.4		٧
Vol	Output LOW Voltage	loL = 2.1 mA		:	0.45	٧
ViH	Input HIGH Voltage					٧
VIL	Input LOW Voltage					٧
lu	Input Load Current	VIN = 0 V to Vcc	VIN = 0 V to Vcc			μΑ
llo	Output Leakage Current	Vout = 0 V to Vcc	Vout = 0 V to Vcc			μА
ICC1	Vcc Active Current	CE = VIL,	C/I Devices		50	μА
	(Note 3)	f = 5 MHz, lout = 0 mA	E/M Devices		60	ا ا
lcc2	Vcc TTL Standby Current	CE = VIH	CE = VIH			mA
Іссз	Vcc CMOS Standby Current	CE = Vcc + 0.3 V	CE = Vcc + 0.3 V			μА
IPP1	VPP Supply Current (Read)	CE = OE = VIL, VP	CE = OE = ViL, VPP = VCC			μА

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27C2048 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.
- 3. I_{CC1} is tested with $\overline{OE/V_{PP}} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods less than 20 ns.



30 25 VE 20 15 10 -75 -50 -55 0 25 50 75 100 125 150 Temperature in °C

Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

CAPACITANCE

Parameter	neter Test		CD	/044	CLV	044	PD	040	PL	044	
Symbol	Parameter Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Cin	Input Capacitance	ViN = 0	10	12	8	10	10	12	7	10	рF
Соит	Output Capacitance	Vout = 0	12	15	10	12	12	15	12	14	ρF

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.



SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

Para	ameter							m27C2	048		
	mbols Standard	Parameter Description	Test Conditions		-90 -95	-100 -105	-120 -125	-150	-200	-250 -255	Unit
tavov	tacc	Address to	CE = OE = VIL	Min							ns
	1	Output Delay	CE = OE = VIL	Мах	90	100	120	150	200	250	
tELQV	tce	Chip Enable		Min							ns
		to Output Delay	OE = VIL	Мах	90	100	120	150	200	250	2
tglav	toe	Output Enable to	CE = VIL	Min							ns
	İ	Output Delay	CE = VIL	Max	40	50	50	55	60	75	113
teHQZ,	tDF Chip Enable HIGH (Note 2) or Output Enable		Min	0	0	0	0	0	0	1	
IGNUZ	(Note 2)	HIGH, whichever comes first, to Output Float		Мах	25	30	30	30	40	60	ns
	Output Hold from Addresses, CE, or		Min	0	0	0	0	0	0	ns	
		OE, whichever occurred first		Max							113

Notes:


- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C2048 must not be removed from, or inserted into a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF,

Input Rise and Fall Times: 20 ns,


Input Pulse Levels: 0.45 V to 2.4 V,

Timing Measurement Reference Level—Inputs: 0.8 V and 2 V, Outputs: 0.8 V and 2 V

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM



11407D-8


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." Input pulse rise and fall times are < 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



- Notes:
- 1. \overline{OE} may be delayed up to tacc toe after the falling edge of the addresses without impact on tacc.
- 2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.