


IRLZ34NS/L

HEXFET® Power MOSFET

- Logic-Level Gate Drive
- Advanced Process Technology
- Surface Mount (IRLZ34NS)
- Low-profile through-hole (IRLZ34NL)
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated




$V_{DSS} = 55V$
$R_{DS(on)} = 0.035\Omega$
$I_D = 30A$

Description

Fifth Generation HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design for which HEXFET Power MOSFETs are well known, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.

The through-hole version (IRLZ34NL) is available for low-profile applications.



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^5$	30	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^5$	21	
I_{DM}	Pulsed Drain Current ①⑤	110	
$P_D @ T_A = 25^\circ C$	Power Dissipation	3.8	W
$P_D @ T_C = 25^\circ C$	Power Dissipation	68	W
V_{GS}	Linear Derating Factor	0.45	W/°C
E_{AS}	Gate-to-Source Voltage	±16	V
E_{AS}	Single Pulse Avalanche Energy ②⑤	110	mJ
I_{AR}	Avalanche Current ①	16	A
E_{AR}	Repetitive Avalanche Energy ①	6.8	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑤	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
R_{eJC}	Junction-to-Case	—	2.2	°C/W
R_{eJA}	Junction-to-Ambient (PCB Mounted, steady-state)**	—	40	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	55	—	—	V	$V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.065	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1\text{mA}$ ⑤
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.035	Ω	$V_{\text{GS}} = 10\text{V}$, $I_D = 16\text{A}$ ④
		—	—	0.046		$V_{\text{GS}} = 5.0\text{V}$, $I_D = 16\text{A}$ ④
		—	—	0.060		$V_{\text{GS}} = 4.0\text{V}$, $I_D = 14\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	—	2.0	V	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	11	—	—	S	$V_{\text{DS}} = 25\text{V}$, $I_D = 16\text{A}$ ⑤
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	A	$V_{\text{DS}} = 55\text{V}$, $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 44\text{V}$, $V_{\text{GS}} = 0\text{V}$, $T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 16\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -16\text{V}$
Q_g	Total Gate Charge	—	—	25	nC	$I_D = 16\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	5.2		$V_{\text{DS}} = 44\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	14		$V_{\text{GS}} = 5.0\text{V}$, see figure 6 and 13 ④⑤
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	8.9	—	ns	$V_{\text{DD}} = 28\text{V}$
t_r	Rise Time	—	100	—		$I_D = 16\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	21	—		$R_G = 6.5\Omega$, $V_{\text{GS}} = 5.0\text{V}$
t_f	Fall Time	—	29	—		$R_D = 1.8\Omega$, see figure 10 ④⑤
L_S	Internal Source Inductance	—	7.5	—	nH	Between lead, and center of die contact
C_{iss}	Input Capacitance	—	880	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	220	—		$V_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	94	—		$f = 1.0\text{MHz}$, see figure 5⑤

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	30	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	110		
V_{SD}	Diode Forward Voltage	—	—	1.3		$T_J = 25^\circ\text{C}$, $I_S = 16\text{A}$, $V_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	76	110	ns	$T_J = 25^\circ\text{C}$, $I_F = 16\text{A}$
Q_{rr}	Reverse Recovery Charge	—	190	290	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑤
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (see figure 11)

② $V_{\text{DD}} = 25\text{V}$, starting $T_J = 25^\circ\text{C}$, $L = 610\mu\text{H}$, $R_G = 25\Omega$, $I_{AS} = 16\text{A}$. (see figure 12)

③ $I_{SD} \leq 16\text{A}$, $di/dt \leq 270\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$

④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.

⑤ Uses IRLZ34N data and test conditions

** When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Mechanical drawings, Appendix A

Part marking information, Appendix B

Test Circuit diagrams, Appendix C