# 8-bit Proprietary Microcontroller

**CMOS** 

# F<sup>2</sup>MC-8L MB89630 Series

# MB89635/T635/636/637/T637/P637/W637/PV630

### DESCRIPTION

The MB89630 series has been developed as a general-purpose version of the F<sup>2</sup>MC\*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, a UART, timers, a PWM timer, a serial interface, an A/D converter, an external interrupt, and a watch prescaler.

\*: F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller.

### FEATURES

- High-speed operating capability at low voltage
- Minimum execution time: 0.4  $\mu s/3.5$  V, 0.8  $\mu s/2.7$  V
- F<sup>2</sup>MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

- Five types of timers
  8-bit PWM timer: 2 channels (Also usable as a reload timer)
  8-bit pulse-width count timer (Continuous measurement capable, applicable to remote control, etc.)
  16-bit timer/counter
  21-bit time-base timer
- UART

CLK-synchronous/CLK-asynchronous data transfer capable (6, 7, and 8 bits)

Serial interface

Switchable transfer direction to allows communication with various equipment.

10-bit A/D converter
 Activation by an external input capable

(Continued)

### (Continued)

- External interrupt: 4 channels Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low-power consumption modes Stop mode (Oscillation stops to minimize the current consumption.) Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.) Subclock mode
   Watch mode
- Bus interface function With hold and ready function



### PACKAGE

### ■ PRODUCT LINEUP

Part number Parameter	MB89635	MB89636	MB89637	MB89T635	MB89T637	MB89P637	MB89W637	MB89PV630	
Classification	Mass (mas	production p sk ROM proc	roducts lucts)	Extern: proc	External ROM products			Piggyback/ evaluation product (for evaluation and development)	
ROM size	16 K × 8 bits24 K × 8 bits32 K × 8 bits(internal mask ROM)(internal mask ROM)(internal mask ROM)			Fixed to RC	Fixed to external ROM 32 K × 8 bits 32 K × 8 (Internal PROM, programming with general-purpose EPROM programmer)			32 K × 8 bits (external ROM)	
RAM size	$512 \times 8$ bits	$768 \times 8$ bits	$1024 \times 8$ bits	$512 \times 8$ bits		1024	$\times$ 8 bits		
CPU functions	Number Instructio Instructio Data bit Minimun Interrupt	of instructio on bit length on length: length: n execution t processing	nns: : :ime: time:	136 8 bits 1 to 3 bytes 1, 8, 16 bits 0.4 to 6.4 μs/10 MHz, 61 μs/32.768 kHz 3 6 to 57 6 μs/10 MHz, 562 5 μs/32 768 kHz					
Ports	Input po Output p I/O ports Output p I/O ports Total:	rts: ports (N-ch o s (N-ch open ports (CMOS s (CMOS):	pen-drain): -drain): ):	<ul> <li>5 (All also serve as peripherals.)</li> <li>8 (All also serve as peripherals.)</li> <li>4 (All also serve as peripherals.)</li> <li>8 (All also serve as bus control.)</li> <li>28 (27 ports also serve as bus pins and peripherals.)</li> <li>53</li> </ul>					
Clock timer		2	1 bits × 1 (in	main clock)	/15 bits $\times$ 1	(at 32.768 k	Hz)		
8-bit PWM timer	8-bit reload 7/8-b	d timer opera	ition (toggled channe PWM operat	d output cap els tion (convers	able, operat sion cycle: 5	ing clock cy i1.2 μs to 83	cle: 0.4 μs to 9 ms) × 2 cł	o 3.3 ms) × 2 nannels	
8-bit pulse width count timer	8-bit 8-bit rel 8- rr	timer operat oad timer op -bit pulse wid neasurement	ion (overflov eration (togg dth measure cof "H" pulse	v output cap gled output o ment operat width/ "L" p	able, operat capable, ope ion (continu oulse width/	ting clock cy erating clock ous measur from ↑ to ↑/f	cle: 0.4 to 1 cycle: 0.4 to ement capa from $\downarrow$ to $\downarrow$ c	2.8 μs) ο 12.8 μs) ble, capable)	
16-bit timer/ counter	16	1 bit event co	6-bit timer o ounter operat	peration (op tion (rising e	erating cloc	k cycle: 0.4 edge/both eo	μs) dge selectab	ility)	
8-bit serial I/O	8 bits LSB first/MSB first selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 0.8 μs, 3.2 μs, 12.8 μs)						.s)		
UART		Tra	Switching t Transt ansfer rate (3	wo I/O syste fer data leng 300 to 6250	ems by softw pth (6, 7, and 0 bps. at 10	vare capable d 8 bits) MHz oscilia	e tion)		
10-bit A/D converter	(	Continuous a	10 A/D convers Sense activation by	)-bit resolutio sion mode (o mode (conv an external	on × 8 chanr conversion t version time activation o	nels ime: 13.2 μs : 7.2 μs) r an internal	s) timer capat	ble	

(Continued)

(Continued)

Part number Parameter	MB89635	MB89636	MB89637	MB89T635	MB89T637	MB89P637	MB89W637	MB89PV630	
External interrupt input	Used also	4 independent channels (edge selection, interrupt vector, source flag). Rising edge/falling edge selectability Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)							
Standby mode		Sleep mode, stop mode, watch mode, and subclock mode							
Process		CMOS							
Operating voltage*1	2	2.2 V to 6.0 V 2.7 V to 6.0 V							
EPROM for use		MBM27C256A-2							

\*1: Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") In the case of the MB89PV630, the voltage varies with the restrictions of the EPROM for use.

### ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89635 MB89T635	MB89636 MB89637 MB89T637	MB89P637	MB89W637	MB89PV630
DIP-64P-M01	0	0	0	×	×
DIP-64C-A06	×	×	×	0	×
FPT-64P-M06	0	0	0	×	×
FPT-64P-M09	0	0	×*	×*	×*
MDP-64C-P02	×	×	×	×	0
MQP-64C-P01	×	×	×	×	0

 $\bigcirc$  : Available  $\times$ : Not available

\* : To convert pin pitches, an adapter socket (manufacturer: Sun Hayato Co., Ltd.) is available. 64SD-64QF2-8L: For conversion from (DIP-64P-M01, DIP-64C-A06, or MDP-64C-P02) to FPT-64P-M09 Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

Note: For more information about each package, see section "
Package Dimensions."

### ■ DIFFERENCES AMONG PRODUCTS

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

On the MB89P637/W637, the program area starts from address 8007<sup>H</sup> but on the MB89PV630 and MB89637 starts from 8000<sup>H</sup>.

(On the MB89P637/W637, addresses 8000<sub>H</sub> to 8006<sub>H</sub> comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV630/MB89637, addresses 8000<sub>H</sub> to 8006<sub>H</sub> could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P637/W637.)

- The stack area, etc., is set at the upper limit of the RAM.
- The external area is used.

#### 2. Current Consumption

- In the case of the MB89PV630, add the current consumed by the EPROM which connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics.")

### 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section "
Mask Options."

Take particular care on the following points:

- A pull-up resistor cannot be set for P50 to P53 on the MB89P637 and MB89W637.
- Options are fixed on the MB89PV630, MB89T635, and MB89T637.

### ■ CORRESPONDENCE BETWEEN THE MB89630 AND MB89630R SERIES

- The MB89630R series is the reduction version of the MB89630 series. For their differences, refer to the MB89630R series data sheet.
- The the MB89630 and MB89630R series consist of the following products:

MB89630 series	MB89635	MB89T635	MB89636	MB89637	MB80D637	MB80\//637	MB80D\/630
MB89630R series	MB89635R	MB89T635R	MB89636R	MB89T637R		10100300037	

#### PIN ASSIGNMENT





#### • Pin assignment on package top (MB89PV630 only)

Pin no.	Pin name						
65	N.C.	73	A2	81	N.C.	89	OE
66	Vpp	74	A1	82	O4	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	O6	92	A9
69	A6	77	O1	85	07	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	O3	87	CE	95	A14
72	A3	80	Vss	88	A10	96	Vcc

N.C.: Internally connected. Do not use.

### ■ PIN DESCRIPTION

Pin no.		Circuit				
SH-DIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP2 <sup>*3</sup>	QFP1 <sup>*4</sup> MQFP <sup>*5</sup>	Pin name	type	Function	
30	22	23	X0	А	Main clock crystal oscillator pins	
31	23	24	X1			
28	20	21	MOD0	D	Operating mode selection pins	
29	21	22	MOD1		Connect directly to Vcc or Vss	
27	19	20	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".	
56 to 49	48 to 41	49 to 42	P00/AD0 to P07/AD7	F General-purpose I/O ports When an external bus is used, these ports function as the multiplex pins of the lower ac output and the data I/O.		
48 to 41	40 to 33	41 to 34	P10/A08 to P17/A157	F General-purpose I/O ports When an external bus is used, these ports function as an upper address output.		
40	32	33	P20/BUFC	H General-purpose output-only port When an external bus is used, this port can al be used as a buffer control output by setting the BCTR.		
39	31	32	P21/HAK	Н	General-purpose output-only port When an external bus is used, this port can also be used as a hold acknowledge by setting the BCTR.	
38	30	31	P22/HRQ	F	General-purpose output-only port When an external bus is used, this port can also be used as a hold request input by setting the BCTR.	
37	29	30	P23/RDY	F General-purpose output-only port When an external bus is used, this port fu as a ready input.		
36	28	29	P24/CLK	H General-purpose output-only port When an external bus is used, this port fundas a clock output.		
35	27	28	P25/WR	Н	General-purpose output-only port When an external bus is used, this port functions as a write signal output.	
34	26	27	P26/RD	As a write signal output.         H       General-purpose output-only port         When an external bus is used, this port fur as a read signal output.		

\*1: DIP-64P-M01, DIP-64C-A06 \*4: FPT-64P-M06

\*2: MDP-64C-P02

\*5: MQP-M64C-P01

-040-PUZ

\*3: FPT-64P-M09

(Continued)

	Pin no.			Circuit	
SH-DIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP2 <sup>*3</sup>	QFP1 <sup>*4</sup> MQFP <sup>*5</sup>	Pin name	type	Function
33	25	26	P27/ALE	H General-purpose output-only port When an external bus is used, this port functions an address latch signal output.	
2	58	59	P30/UCK1	G	General-purpose I/O port Also serves as the clock I/O 1 for the UART. This port is a hysteresis input type.
1	57	58	P31/UO1	F	General-purpose I/O port Also serves as the data output 1 for the UART.
63	55	56	P32/UI1	G	General-purpose I/O port Also serves as the data input 1 for the UART. This port is a hysteresis input type.
62	54	55	P33/SCK1	G	General-purpose I/O port Also serves as the data input for the 8-bit serial I/O. This port is a hysteresis input type.
61	53	54	P34/SO1	F	General-purpose I/O port Also serves as the data output for the 8-bit serial I/O.
60	52	53	P35/SI1	G General-purpose I/O port Also serves as the data input for the 8-bit se I/O. This port is a hysteresis input type.	
59	51	52	P36/PWC	G	General-purpose I/O port Also serves as the measured pulse input for the 8-bit pulse width counter. This port is a hysteresis input type.
58	50	51	P37/WTO	F	General-purpose I/O port Also serves as the toggle output for the 8-bit pulse width counter.
6	62	63	P40/UCK2	G	General-purpose I/O port Also serves as the clock I/O 2 for the UART. This port is a hysteresis input type.
5	61	62	P41/UO2	F	General-purpose I/O port Also serves as the data output 2 for the UART.
4	60	61	P42/UI2	G General-purpose I/O port Also serves as the data input 2 for the UART. T port is a hysteresis input type.	
3	59	60	P43/PTO1	F	General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer.
10	2	3	P50/ADST	К	General-purpose I/O port Also serves as an A/D converter external activation. This port is a hysteresis input type.
9	1	2	P51/BZ	J	General-purpose I/O port Also serves as a buzzer output.

\*1: DIP-64P-M01, DIP-64C-A06 \*4: FPT-64P-M06

(Continued)

(Continued)

	Pin no.			Circuit	
SH-DIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP2 <sup>*3</sup>	QFP1 <sup>*4</sup> MQFP <sup>*5</sup>	Pin name	type	Function
8	64	1	P52	J	General-purpose I/O port
7	63	64	P53/PTO2	J	General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer.
11 to 18	3 to 10	4 to 11	P60/AN0 to P67/AN7	I	N-ch open-drain output-only ports Also serve as an A/D converter analog input.
26, 25	18, 17	19, 18	P70/INT0/X1A, P71/INT1/X0A	B/E	Input-only ports These ports are a hysteresis input type. Also serve as an external interrupt input (at single- clock operation). Subclock crystal oscillator pins (at dual-clock operation)
24, 23	16, 15	17, 16	P72/INT2, P73/INT3	E	Input-only ports Also serve as an external interrupt input. These ports are a hysteresis input type.
22	14	15	P74/EC	E	General-purpose input port Also serves as the external clock input for the 16-bit timer/counter. This port is a hysteresis input type.
64	56	57	Vcc	—	Power supply pin
32, 57	24,49	25, 50	Vss	—	Power supply (GND) pin
19	11	12	AVcc	—	A/D converter power supply pin
20	12	13	AVR		A/D converter reference voltage input pin
21	13	14	AVss		A/D converter power supply pin Use this pin at the same voltage as Vss.

\*1: DIP-64P-M01, DIP-64C-A06

\*4: FPT-64P-M06

\*2: MDP-64C-P02 \*3: FPT-64P-M09

\*5: MQP-M64C-P01

Pin	no.	Din namo	1/0	Eurotion
MDIP	MQFP	FIII Haine	1/0	Function
65	66	Vpp	0	"H" level output pin
66 67 68 69 70 71 72 73 74	67 68 69 70 71 72 73 74 75	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
75 76 77	77 78 79	01 02 03	Ι	Data input pins
78	80	Vss	0	Power supply (GND) pin
79 80 81 82 83	82 83 84 85 86	04 05 06 07 08	I	Data input pins
84	87	CE	0	ROM chip enable pin Outputs "H" during standby.
85	88	A10	0	Address output pin
86	89	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
87 88 89	91 92 93	A11 A9 A8	0	Address output pins
90	94	A13	0	
91	95	A14	0	
92	96	Vcc	0	EPROM power supply pin
_	65 76 81 90	N.C.		Internally connected pins Be sure to leave them open.

• External EPROM pins (MB89PV630 only)

### ■ I/O CIRCUIT TYPE



(Continued)





### ■ HANDLING DEVICES

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

#### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

#### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### 5. Power Supply Voltage Fluctuations

Although V<sub>CC</sub> power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V<sub>CC</sub> ripple fluctuations (P-P value) will be less than 10% of the standard V<sub>CC</sub> value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

### 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (option selection) and wake-up from stop mode.

### ■ PROGRAMMING TO THE EPROM ON THE MB89P637

The MB89P637 is an OTPROM version of the MB89630 series.

#### 1. Features

- 32-Kbytes PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

### 2. Memory Space

Memory space in each mode is illustrated below.



### 3. Programming to the EPPROM

In EPROM mode, the MB89P637 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter.

However, the electronic signature mode cannot be used.

When the operating ROM area for a single chip is 32 Kbytes (8007<sub>H</sub> to FFFF<sub>H</sub>) the EPROM can be programmed as follows:

#### • Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007<sup>H</sup> to 7FFFH.
   (Note that addresses 8000<sup>H</sup> to FFFFH in the operating mode assign to 0000<sup>H</sup> to 7FFFH in EPROM mode).
- (3) Load option data into addresses 0000H to 0006H of the EPROM programmer. (For information about each corresponding option, see "8. OTPROM Option Bit Map.").
- (4) Program with the EPROM programmer.

### 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



### 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

#### 6. Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W-seconds/cm<sup>2</sup> is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000  $\mu$ W/cm<sup>2</sup> for 15 to 21 minutes. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure time will be much longer than with UV source at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

### 7. EPROM Programmer Socket Adapter

Package	Compatible socket adapter
DIP-64C-M01	ROM-64SD-28DP-8L
FPT-64P-M06	ROM-64QF-28DP-8L
FPT-64P-M09	ROM-64QF2-28DP-8L

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

### 8. OTPROM Option Bit Map

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Vacancy	Vacancy	Vacancy	Single/dual- clock system	Reset pin output	Power-on reset	Oscillation stal	bilization (F/CH)
0000н	Readable and writable	and writable	and writable	1: Dual clock 0: Single clock	1: Yes 0: No	1: Yes 0: No	11:2 <sup>18</sup> 10:2 <sup>14</sup>	01:2 <sup>17</sup> 00:2 <sup>4</sup>
<b>0001</b> н	P07 Pull-up 1: No 0: Yes	P06 Pull-up 1: No 0: Yes	P05 Pull-up 1: No 0: Yes	P04 Pull-up 1: No 0: Yes	P03 Pull-up 1: No 0: Yes	P02 Pull-up 1: No 0: Yes	P01 Pull-up 1: No 0: Yes	P00 Pull-up 1: No 0: Yes
0002н	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	P13 Pull-up 1: No 0: Yes	P12 Pull-up 1: No 0: Yes	P11 Pull-up 1: No 0: Yes	P10 Pull-up 1: No 0: Yes
0003н	P37 Pull-up 1: No 0: Yes	P36 Pull-up 1: No 0: Yes	P35 Pull-up 1: No 0: Yes	P34 Pull-up 1: No 0: Yes	P33 Pull-up 1: No 0: Yes	P32 Pull-up 1: No 0: Yes	P31 Pull-up 1: No 0: Yes	P30 Pull-up 1: No 0: Yes
0004 <sub>H</sub>	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P43 Pull-up 1: No 0: Yes	P42 Pull-up 1: No 0: Yes	P41 Pull-up 1: No 0: Yes	P40 Pull-up 1: No 0: Yes
0005н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P74 Pull-up 1: No 0: Yes	P73 Pull-up 1: No 0: Yes	P72 Pull-up 1: No 0: Yes	Vacancy Readable and writable	Vacancy Readable and writable
0006н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Reserved bit Readable and writable

Notes: • Set each bit to 1 to erase.

- Do not write 0 to the blank bit.
  - The read value of the vacant bit is 1, unless 0 is written to it.
- Always write 1 to the reserved bit.

### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

### 1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

#### 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG
LCC-32(Square)	ROM-32LC-28DP-S

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

#### 3. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.



### 4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0006H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

### BLOCK DIAGRAM



### CPU CORE

#### 1. Memory Space

The microcontrollers of the MB89630 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89630 series is structured as illustrated below.



### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A16-bit register for index modification
Extra pointer (EP):	A16-bit pointer for indicating a memory address
Stack pointer (SP):	A16-bit register for indicating a stack area
Program status (PS):	A16-bit register for storing a register pointer, a condition code

◄ 16 bits►	Initial value
PC	: Program counter FFFD <sub>H</sub>
A	: Accumulator Undefined
Т	: Temporary accumulator Undefined
IX	: Index register Undefined
EP	: Extra pointer Undefined
SP	: Stack pointer Undefined
PS	: Program status I-flag = 0, IL1, 0 = 11 Other bits are undefined.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	ILO	Interrupt level	High-low
0	0	1	High
0	1	I	t t
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.

- V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89653A (RAM 512  $\times$  8 bits). The bank currently in use is indicated by the register bank pointer (RP).



### ■ I/O MAP

Address	Read/ write	Register name	Register description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00н	(R/W)	PDR0	Port 0 data register	PD07	PD06	PD05	PD04	PD03	PD02	PD01	PD00
01н	(W)	DDR0	Port 0 data direction register	DD07	DD06	DD05	DD04	DD03	DD02	DD01	DD00
02н	(R/W)	PDR1	Port 1 data register	PD17	PD16	PD15	PD14	PD13	PD12	PD11	PD10
03н	(W)	DDR1	Port 1 data direction register	DD17	DD16	DD15	DD14	DD13	DD12	DD11	DD10
04н	(R/W)	PDR2	Port 2 data register	PD27	PD26	PD25	PD24	PD23	PD22	PD21	PD20
05н	(W)	BCTR	External bus pin control register	—	—		_	_		HLD	BUF
06н			Va	cancy	•						
07н	(R/W)	SYCC	System clock control register	SMC	—		WT1	WT0	SCS	CS1	CS0
08н	(R/W)	STBC	System clock control register	STP	SLP	SPL	RST	TMD		—	—
09н	(R/W)	WDTE	Watchdog timer control register	CS	—		_	WTE3	WTE2	WTE1	WTE0
0Ан	(R/W)	TBCR	Time-base timer control register	TBOF	TBIE		_	_	TBC1	TBC0	TBR
0Вн	(R/W)	WPCR	Watch prescaler control register	WIF	WIE	_	—	—	WS1	WS0	WCLR
0Сн	(R/W)	CHG3	Port 3 switching register	—	—	CG35	CG34	CG33			—
0Dн	(R/W)	PDR3	Port 3 data register	PD37	PD36	PD35	PD34	PD33	PD32	PD31	PD30
0Ен	(W)	DDR3	Port 3 data direction register	DD37	DD36	DD35	DD34	DD33	DD32	DD31	DD30
0Fн	(R/W)	PDR4	Port 4 data register	—	—	_	—	PD43	PD42	PD41	PD40
10н	(W)	DDR4	Port 4 data direction register	—	—	_	—	DD43	DD42	DD41	DD40
11н	(R/W)	BUZR	Buzzer register	-	-	—	—	—	_	BUZ1	BUZ0
12н	(R/W)	PDR5	Port 5 data register	—	—	_	—	PD53	PD52	PD51	PD50
13н	(R/W)	PDR6	Port 6 data register	PD67	PD66	PD65	PD64	PD63	PD62	PD61	PD60
14 <sub>H</sub>	(R)	PDR7	Port 7 data register	-	-	—	PD74	PD73	PD72	PD71	PD70
<b>15</b> н	(R/W)	PCR1	PWC pulse width control register 1	EN	TOE	IE	—	—	UF	IR	BF
<b>16</b> н	(R/W)	PCR2	PWC pulse width control register 2	FC	RM	то	—	C1	C0	W1	W0
<b>17</b> н	(R/W)	RLBR	PWC reload buffer register	RLB7	RLB6	RLB5	RLB4	RLB3	RLB2	RLB1	RLB0
<b>18</b> н	(R/W)	TMCR	16-bit timer control register	_	—	TCR	TCS1	TCS0	TCEF	TCIE	TCS
<b>19</b> н	(R/W)	TCHR	16-bit timer count register (H)	TC15	TC14	TC13	TC12	TC11	TC10	TC09	TC08
1Ан	(R/W))	TCLR	16-bit timer count register (L)	TC07	TC06	TC05	TC04	TC03	TC02	TC01	TC00
1Bн			Va	cancy							
1Сн	(R/W)	SMR1	Serial mode register	SIOF	SIOE	SCKE	SOE	CKS1	CKS0	BDS	SST
1Dн	(R/W)	/W) SDR1 Serial data register			SD06	SD05	SD04	SD03	SD02	SD01	SD00
1Eн			Va	cancy							
1Fн			Va	cancy							

(Continued)

(Continue	d)

Address	Read/ write	Register name	Register description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
20н	(R/W)	ADC1	A/D converter control register 1	ANS3	ANS2	ANS1	ANS0	ADI	ADMV	SIFM	AD
21н	(R/W)	ADC2	A/D converter control register 2	—	TIM1	TIM0	ADCK	ADIE	ADMD	EXT	TEST
22н	(R/W)	ADDH	A/D converter data register (H)	_	—	—	_	_	—	ADD9	ADD8
23н	(R/W)	ADDL	A/D converter data register (L)	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
24н	(R/W)	EIC1	External interrupt control register 1	EIR1		SEL1	EIE1	EIR0	INTE	SEL0	EIE0
25н	(R/W)	EIC2	External interrupt control register 2	EIR3	—	SEL3	EIE3	EIR2	—	SEL2	EIE2
26н			Va	cancy	•				•		
27н			Va	cancy							
28н	(R/W)	CNTR1	PWM timer control register 1	PTX1	PTX2	P7M1	P7M2	SC11	SC10	SC21	SC20
29н	(R/W)	CNTR2	PWM timer control register 2	TPE1	TPE2	CK12	—	TIR1	TIR2	TIE1	TIE2
2Ан	(R/W)	CNTR3	PWM timer control register 3	_	OE2	OE3	CH12	—	—	—	
2Вн	(W)	COMR1	PWM timer compare register 1	CM17	CM16	CM15	CM14	CM13	CM12	CM11	CM10
2Сн	(W)	COMR2	PWM timer compare register 2	CM27	CM26	CM25	CM24	CM23	CM22	CM21	CM20
2Dн	(R/W)	SMC	UART serial mode control register	PEN	SBL	MC1	MC0	SMDE	—	UCKE	UOE
2Eн	(R/W)	SRC	UART serial rate control register	—	—	CR	SCS1	SCS0	RC2	RC1	RC0
2Fн	(R/W)	SSD	UART serial status and data register	RDRF	ORFE	TDRE	TIE	RIE	PSEL	TD8/ TP	RD8/ RP
30н	(R) (W)	SIDR SODR	UART serial input data register UART serial output data register	SID7 SOD7	SID6 SOD6	SID5 SOD5	SID4 SOD4	SID3 SOD3	SID2 SOD2	SID1 SOD1	SID0 SOD0
31н to 7Вн	Vacancy										
7Сн	(W)	ILR1	Interrupt level setting register 1	L31	L30	L21	L20	L11	L10	L01	L00
7Dн	(W)	ILR2	Interrupt level settingregister 2	L71	L70	L61	L60	L51	L50	L41	L40
7Ен	(W)	ILR3	Interrupt level setting register 3	LB1	LB0	LA1	LA0	L91	L90	L81	L80
7Fн	Vacancy										

Notes: • Do not use vacancies.

• — represents a vacant bit.

### ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Devementer	Symbol	Va	lue	l Imit	Domorko
Parameter	Зупрог	Min.	Max.	Unit	Remarks
Power supply veltage	Vcc	Vss-0.3	Vss + 7.0	V	*
Fower supply voltage	AVcc	Vss-0.3	Vss + 7.0	V	*
A/D converter reference input voltage	AVR	Vss-0.3	Vss + 7.0	V	AVR must not exceed AVcc + 0.3.
	Vı	Vss-0.3	Vcc + 0.3	V	Except P50 to P53
input voltage	V <sub>12</sub>	Vss-0.3	Vss + 7.0	V	P50 to P53
	Vo	Vss-0.3	Vcc + 0.3	V	Except P50 to P53
Oulput voltage	V <sub>02</sub>	Vss-0.3	Vss + 7.0	V	P50 to P53
"L" level maximum output current	lo∟		20	mA	
"L" level average output current	Iolav	—	4	mA	Average value (operating current $\times$ operating rate)
"L" level total maximum output current	ΣIol		100	mA	
"L" level total average output current	ΣΙοιαν		40	mA	Average value (operating current $\times$ operating rate)
"H" level maximum output current	Іон		-20	mA	
"H" level average output current	Іонач		-4	mA	Average value (operating current $\times$ operating rate)
"H" level total maximum output current	∑Іон		-50	mA	
"H" level total average output current	∑Іона∨		-20	mA	Average value (operating current $\times$ operating rate)
Power consumption	PD		500	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

\*: Use AVcc and Vcc set at the same voltage.

Take care so that AVcc does not exceed Vcc, such as when power is turned on.

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 2. Recommended Operating Conditions

					(AVss = Vss = 0.0 V)	
Perometer	Symbol	Va	lue	Unit	Bomarks	
Farameter	Symbol	Min.	Max	Unit	nemarks	
		2.2*	6.0*	V	Normal operation assurance range* MB89635/637	
Power supply voltage	Vcc	2.7*	6.0*	V	Normal operation assurance range* MB89PV630/P637/ W637/T635/T637	
	AVcc	1.5	6.0	V	Retains the RAM state in stop mode	
A/D converter reference input voltage	AVR	3.0	AVcc	V		
Operating temperature	TA	-40	+85	°C		

\* : These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."



#### Figure 1 Operating Voltage vs. Main Clock Operating Frequency

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/F<sub>CH</sub>. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

### 3. DC Characteristics

Demonster		Value Value						
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	VIH1	P00 to P07, P10 to P17, P22, P23, P31, P34, P37, P41, P43, P51 to P53		0.7 Vcc		Vcc + 0.3	V	P51 to P53 with pull-up resistor
"H" level input	VIH2	P51 to P53		0.7 Vcc	_	Vss + 6.0	V	Without pull-up resistor
voltage	Vihs	RST, MOD0, MOD1, P30, P32, P33, P35, P36, P40, P42,P50, P72 to P74		0.8 Vcc	_	Vcc + 0.3	V	P50 with pull-up resistor
	VIHS2	P50, P70, P71		0.8 Vcc		Vss + 6.0	V	Without pull-up resistor
	VIL	P00 to P07, P10 to P17, P22, P23, P31, P34, P37, P41, P43		Vss – 0.3		0.3 Vcc	V	
"L" level input voltage	Vils	P30, P32, P33, P35, P36, P40, P42, P50 to P53, P70 to P74, RST, MOD0, MOD1		Vss – 0.3		0.2 Vcc	V	
Open-drain output pin application voltage	VD	P50 to P53		Vss – 0.3		Vss + 6.0	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43	Іон = –2.0 mA	4.0	_	_	V	
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P27 P30 to P37, P40 to P43, P50 to P53, P60 to P67, RST	lo∟ = 4.0 mA			0.4	V	
Input leakage current (Hi-z output leakage current)	lu	P00 to P07, P10 to P17, P20 to P23, P30 to P37, P40 to P43, P50 to P53, P70 to P74, MOD0, MOD1	0.0 V < Vı < Vcc			±5	μΑ	Without pull-up resistor
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P43, P50 to P53, P72 to P74	VI = 0.0 V	25	50	100	kΩ	With pull-up resistor

 $(AV_{CC} = V_{CC} = 5.0 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

(Continued)

(Continued)

 $(AV_{CC} = V_{CC} = 5.0 \text{ V}, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Paramotor	Symbol	Pin Condition			Value		Unit	Pomarks
Farameter	Symbol		Condition	Min.	Тур.	Max.	Unit	Remarks
	Icc1		$F_{CH} = 10 \text{ MHz}$ $V_{CC} = 5.0 \text{ V}$ $t_{inst}^{*2} = 0.4 \mu\text{s}$		12	20	mA	
	Icc2		Fсн = 10 MHz Vcc = 3.0 V		1.0	2	mA	MB89635/T635/ 636/637/T637/ PV630
Power supply			t <sub>inst</sub> *² = 6.4 μs	—	1.5	2.5	mA	MB89P637/ W637
	Iccs1	Vcc	$ \begin{array}{c} F_{CH} = 10 \text{ MHz} \\ V_{CC} = 5.0 \text{ V} \\ t_{inst}{}^{*2} = 0.4  \mu s \end{array} $	_	3	7	mA	
	Iccs2				0.5	1.5	mA	
	Iccl		$F_{CL} = 32.768 \text{ kHz},$ $V_{CC} = 3.0 \text{ V}$ Subclock mode		50	100	μΑ	MB89635/T635/ 636/637/T637/ PV630
current <sup>*1</sup>				_	500	700	μΑ	MB89P637/ W637
	Iccls		$\label{eq:Fcl} \begin{array}{l} F_{\text{CL}} = 32.768 \text{ kHz}, \\ V_{\text{CC}} = 3.0 \text{ V} \\ \textbf{Subclock sleep} \\ \textbf{mode} \end{array}$	_	25	50	μΑ	
	Ісст		FcL = 32.768 kHz, Vcc = 3.0 V • Watch mode • Main clock stop mode at dual- clock system	_	3	15	μΑ	
	Іссн		<ul> <li>T<sub>A</sub> = +25°C</li> <li>Subclock stop mode</li> <li>Main clock stop mode at single-clock system</li> </ul>			1	μΑ	

(Continued)

(Continued)

(AVcc = Vcc = 5.0 V, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Pin	Pin Condition		Value			Romarks
T arameter	Cymbol		Condition	Min.	Тур.	Max.	onit	itemarks
Power supply current <sup>*1</sup>	la		$F_{CH} = 10 \text{ MHz},$ when A/D conversion is activated	_	6	_	mA	
	Іан	AVcc	$F_{CH} = 10 \text{ MHz},$ $T_A = +25^{\circ}C,$ when A/D conversion is stopped			1	μΑ	
Input capacitance	CIN	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz		10		pF	

\*1: The power supply current is measured at the external clock.

In the case of the MB89PV630, the current consumed by the connected EPROM and ICE is not included.

\*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

### 4. AC Characteristics

### (1) Reset Timing

 $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Paramotor	Symbol Condition		Valu	le	Unit	Pomarks
Parameter	Symbol	Condition	Min.	Max.		itema ks
RST "L" pulse width	<b>t</b> zlzh		48 <b>t</b> HCYL		ns	



#### (2) Power-on Reset

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Paramotor	Symbol	Condition	Va	ue	Unit	Pomarks	
Farameter	Symbol	Condition	Min.	Max.	Unit	Kellidi KS	
Power supply rising time	<b>t</b> R		_	50	ms	Power-on reset function only	
Power supply cut-off time	<b>t</b> off		1	_	ms	Due to repeated operations	

Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



### (3) Clock Timing

	$(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$									
Paramatar	Symbol	Din	Condition		Value		Unit	Pomarka		
Falameter	Symbol		Condition	Min.	Тур.	Max.	Unit	Remarks		
Clock frequency	Fсн	X0, X1		1	_	10	MHz			
	Fc∟	X0A, X1A		_	32.768		kHz			
Clock cycle time	<b>t</b> hcyl	X0, X1		100		1000	ns			
	<b>t</b> LCYL	X0A, X1A		_	30.5		μs			
Input clock pulse width	Р <sub>WH</sub> РwL	X0	_	20			ns	External clock		
Input clock pulse width	Pwlh Pwll	X0A		_	15.2		μs	External clock		
Input clock rising/falling time	tcr tcf	X0				10	ns	External clock		





### (4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	t	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/F <sub>CH</sub> ) $t_{inst} = 0.4 \mu s$ when operating at F <sub>CH</sub> = 10 MHz
	unst	2/FcL	μs	$t_{inst} = 61.036 \ \mu s$ when operating at $F_{CL} = 32.768 \ kHz$

Note: When operating at 10 MHz, the cycle varies with the set execution time.

#### (5) Clock Output Timing

(Vcc = +5.0 V±10%, AVss = Vss= 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Din	Condition	Va	Unit	Pomarks	
Falameter	Symbol	ГШ	Condition	Min.	Max.	Unit	itemaiks
Clock time	tcyc	CLK		1/2 tinst*	_	μs	
$CLK \uparrow \to CLK \downarrow$	<b>t</b> CHCL	CLK		1/4 t <sub>inst</sub> * – 70 ns	1/4 t <sub>inst</sub> *	μs	

\* : For information on tinst, see "(4) Instruction Cycle."



### (6) Bus Read Timing

	i	(*		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	······································		
Paramotor	Symbol	Pin	Condition	Val	ue	Unit	Romarks
Falameter	Symbol		Condition	Min.	Max.	onic	Kennarka
Valid address $\rightarrow \overline{RD} \downarrow$ time	<b>t</b> avrl	RD, A15 to 08, AD7 to 0		1/4 t <sub>inst</sub> *– 64 ns	_	μs	
RD pulse width	<b>t</b> rlrh	RD		1/2 t <sub>inst</sub> *– 20 ns		μs	
Valid address $\rightarrow$ data read time	<b>t</b> avdv	AD7 to 0, A15 to 08		1/2 t <sub>inst</sub> *	200	μs	No wait
$\overline{RD} \downarrow \rightarrow data \ read \ time$	<b>t</b> rldv	RD, AD7 to 0		1/2 t <sub>inst</sub> *– 80 ns	120	μs	No wait
$\overline{RD} \uparrow \rightarrow data  hold time$	<b>t</b> RHDX	AD7 to 0, RD		0		μs	
$\overline{RD} \uparrow \rightarrow ALE \uparrow time$	<b>t</b> RHLH	RD, ALE	—	1/4 t <sub>inst</sub> *– 40 ns		μs	
$\overline{RD} \uparrow \rightarrow address loss time$	<b>t</b> RHAX	RD, A15 to 08		1/4 t <sub>inst</sub> *– 40 ns		μs	
$\overline{RD} \downarrow \rightarrow CLK \uparrow time$	<b>t</b> rlch			1/4 t <sub>inst</sub> *– 40 ns		μs	
$CLK \downarrow \rightarrow \overline{RD} \uparrow time$	<b>t</b> CLRH	ND, ULK		0		ns	
$\overline{RD} \downarrow \rightarrow BUFC \downarrow time$	<b>t</b> rlbl	RD, BUFC		-5		ns	
$\begin{array}{l} BUFC \uparrow \rightarrow valid \ address \\ time \end{array}$	<b>t</b> BHAV	A15 to 08, AD7 to 0, BUFC		5	_	ns	

(Vcc = +5.0 V $\pm$ 10%, 10 MHz, AVss = Vss= 0.0 V, T<sub>A</sub> = -40°C to +85°C)

\* : For information on tinst, see "(4) Instruction Cycle."



### (7) Bus Write Timing

Baramotor	Symbol	Pin Conditi	Condition	Val	ue	Unit	Pomarke
Farameter	Symbol	FIII	Condition	Min.	Max.	Unit	Neillai KS
Valid address $\rightarrow$ ALE $\downarrow$ time	<b>t</b> avll	AD7 to 0, ALE A15 to 08		1/4 t <sub>inst</sub> *1 – 64 ns	_	μs	
$\begin{array}{l} ALE \downarrow time \to address \ loss \\ time \end{array}$	<b>t</b> llax	AD7 to 0, ALE A15 to 08		5	_	ns	
Valid address $\rightarrow \overline{WR} \downarrow time$	tavwl	WR, ALE		1/4 t <sub>inst</sub> *1 – 60 ns	_	μs	
WR pulse width	twlwн	WR		1/2 t <sub>inst</sub> *1 – 20 ns	_	μs	
Write data $\rightarrow \overline{WR} \uparrow$ time	tovwн	AD7 to 0, WR		1/2 t <sub>inst</sub> *1 – 60 ns	_	μs	
$\overline{WR} \uparrow  ightarrow$ address loss time	<b>t</b> whax	WR, A15 to 08		1/4 t <sub>inst</sub> *1 – 40 ns	_	μs	
$\overline{WR} \uparrow \rightarrow data  hold time$	twhdx	AD7 to 0, WR		1/4 t <sub>inst</sub> *1 – 40 ns		μs	
$\overline{WR} \uparrow \rightarrow ALE \uparrow time$	twн∟н	WR, ALE		1/4 t <sub>inst</sub> *1 – 40 ns	_	μs	
$\overline{WR} \downarrow \rightarrow CLK \uparrow time$	twlcн			1/4 t <sub>inst</sub> *1 – 40 ns	_	μs	
$CLK \downarrow \rightarrow \overline{WR} \uparrow time$	<b>t</b> clwh			0	_	ns	
ALE pulse width	<b>t</b> lhll	ALE		1/4 t <sub>inst</sub> *1 – 35 ns		μs	
ALE $\downarrow \rightarrow$ CLK $\uparrow$ time	<b>t</b> llch	ALE,CLK		1/4 t <sub>inst</sub> *1 – 30 ns	_	μs	

(Vcc = +5.0 V $\pm$ 10%, FcH = 10 MHz, AVss = Vss= 0.0 V, TA = -40°C to +85°C)

\*1: For information on tinst, see "(4) Instruction Cycle."

\*2: This characteristics are also applicable to the bus read timing.



### (8) Ready Input Timing

$(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ F}_{CH} = 10 \text{ MHz}, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$								
Paramotor	Symbol	Pin	Condition -	Va	lue	Unit	Remarks	
Parameter				Min.	Max.	Unit		
RDY valid $\rightarrow$ CLK $\uparrow$ time	tүүсн			60	_	ns	*	
$CLK \uparrow \to RDY \text{ loss time}$	tснух	NDT, CLK		0		ns	*	

\* : This characteristics are also applicable to the read cycle.



### (9) Serial I/O Timing

Deremeter	Symbol	Pin	Condition	Va	lue	Unit	Domorko
Parameter	Symbol	FIII	Condition	Min.	Max.	Unit	i cina ko
Serial clock cycle time	tscyc	SCK1, UCK1, UCK2		2 t <sub>inst</sub> *	_	μs	
$\begin{array}{l} SCK1 \downarrow \to SO1 \text{ time} \\ UCK1 \downarrow \to UO1 \text{ time} \\ UCK2 \downarrow \to UO2 \text{ time} \end{array}$	ts∟ov	SCK1, SO1 UCK1, UO1 UCK2, UO2	Internal	-200	200	ns	
Valid SI1 → SCK1 $\uparrow$ Valid UI1 → UCK1 $\uparrow$ Valid UI2 → UCK2 $\uparrow$	tıvsн	SI1, SCK1 UI1, UCK1 UI2, UCK2	shift clock mode	1/2 t <sub>inst</sub> *	_	μs	
$\begin{array}{l} SCK1 \uparrow \to valid \; SI1 \; hold \; time \\ UCK1 \uparrow \to valid \; UI1 \; hold \; time \\ UCK2 \uparrow \to valid \; UI2 \; hold \; time \end{array}$	<b>t</b> shix	SCK1, SI1 UCK1, UI1 UCK2, UI2		1/2 t <sub>inst</sub> *		μs	
Serial clock "H" pulse width	ts∺s∟	SCK1, UCK1, UCK2		1 t <sub>inst</sub> *		μs	
Serial clock "L" pulse width	<b>t</b> slsh	SCK1, UCK1, UCK2		1 t <sub>inst</sub> *		μs	
$\begin{array}{l} SCK1 \downarrow \to SO1 \text{ time} \\ UCK1 \downarrow \to UO1 \text{ time} \\ UCK2 \downarrow \to UO2 \text{ time} \end{array}$	<b>t</b> slov	SCK1, SO1 UCK1, UO1 UCK2, UO2	External shift clock	0	200	ns	
Valid SI1 $\rightarrow$ SCK1 $\uparrow$ Valid UI1 $\rightarrow$ UCK1 $\uparrow$ Valid UI2 $\rightarrow$ UCK2 $\uparrow$	tıvsн	SI1, SCK1 UI1, UCK1 UI2, UCK2	mode	1/2 t <sub>inst</sub> *	_	μs	
$\begin{array}{l} SCK1 \downarrow \rightarrow valid \ SI1 \ hold \ time \\ UCK1 \downarrow \rightarrow valid \ UI1 \ hold \ time \\ UCK2 \downarrow \rightarrow valid \ UI2 \ hold \ time \end{array}$	tsнıx	SCK1, SI1 UCK1, UI1 UCK2, UI2		1/2 t <sub>inst</sub> *	_	μs	

(Vcc = +5.0 V $\pm$ 10%, FcH = 10 MHz, AVss = Vss= 0.0 V, TA = -40°C to +85°C)

\* : For information on tinst, see "(4) Instruction Cycle."



### (10) Peripheral Input Timing

Parameter	Symbol	Din	Value		Unit	Bomorko
Farameter	Symbol	FIII	Min.	Max.	Unit	Remarks
Peripheral input "H" pulse width 1	<b>t</b> ILIH1		2 tinst*	—	μs	
Peripheral input "L" pulse width 1	<b>t</b> iHi∟1		2 tinst*	—	μs	
Peripheral input "H" pulse width 2	tilih2	ADST	2 <sup>8</sup> tinst*	—	μs	A/D mode
Peripheral input "L" pulse width 2	tiHiL2	ADST	2 <sup>8</sup> tinst*	—	μs	A/D mode
Peripheral input "H" pulse width 3	<b>t</b> iliH3		2 <sup>8</sup> tinst*	_	μs	Sense mode
Peripheral input "L" pulse width 3	<b>t</b> iHiL3		2 <sup>8</sup> tinst*	—	μs	Sense mode

#### (Vcc = +5.0 V $\pm$ 10%, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

\* : For information on tinst, see "(4) Instruction Cycle."



### 5. A/D Converter Electrical Characteristics

$(AV_{CC} = V_{CC} = 3.5 \text{ V to } 6.0 \text{ V}, \text{ F}_{CH} = 10 \text{ MHz}, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$								
Paramotor	Symbol	Din		Value		Unit	Pomarks	
Falameter	Symbol	- F 111	Min.	Тур.	Max.	Unit	Remarks	
Resolution			_	_	10	bit		
Linearity error			_	_	±2.0	LSB		
Differential linearity error			_	_	±1.5	LSB		
Total error			_	_	±3.0	LSB	At AVcc = Vcc	
Zero transition voltage	Vот	ANO to	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV		
Full-scale transition voltage	Vfst	AN7	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	mV		
Interchannel disparity			—	_	4	LSB		
A/D mode conversion time		—	_	13.2	_	μs	At 10 MHz oscillation	
Analog port input current	lain	AN0 to	—		10	μΑ		
Analog input voltage		AN7	0.0		AVR	V		
Reference voltage			0.0	_	AVcc	V		
Reference voltage supply current	Ir	AVR	_	200		μA	AVR = 5.0 V	

Precautions: • The smaller the | AVR-AVss |, the greater the error would become relatively.

• The output impedance of the external circuit for the analog input must satisfy the following conditions: Output impedance of the external circuit < Approx. 10 k $\Omega$ If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time = 6  $\mu$ s at 10MHz oscillation.)



### 6. A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter.

• Linearity error

The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111") from actual conversion characteristics

- Differential linearity error The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)

The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise



(Continued)

(Continued)



### EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage



#### (2) "H" Level Output Voltage



(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)



(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)







(Continued)

#### (Continued)

![](_page_44_Figure_2.jpeg)

### (6) Pull-up Resistance

![](_page_44_Figure_4.jpeg)

### ■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation •
- Branch • Others •

Table 1 lists symbols used for notation of instructions.

Tabla 1	Instruction	Symbole
	Instruction	Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(( × ))	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
Columns	s indicate the following:

Mnemonic: Assembler notation of an instruction

The number of instructions ~:

#: The number of bytes

Operation: Operation of an instruction

A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following: • "--" indicates no change. TL, TH, AH:

- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH prior to the instruction executed.
- 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

MOV dir, A 3 2 (dir) $\leftarrow$ (A) $   -$	45
$MOV @IX + off A 4 2 ((IX) + off) \leftarrow (A)$	46
MOV ext, A 4 3 (ext) $\leftarrow$ (A)	61
MOV @ $\acute{P}$ , A 3 1 (( $\acute{E}P$ )) $\leftarrow$ (A)	47
MOV Ri.A 3 1 $(Ri) \leftarrow (A)$	48 to 4F
MOV A, #d8 2 2 $(A) \leftarrow d8$ AL ++	04
MOV A, dir $3 \mid 2 \mid (A) \leftarrow (dir)$ $AL \mid - \mid - \mid ++ \mid$	05
$MOV A, @IX + off \qquad 4 \qquad 2 \qquad (A) \leftarrow (IX) + off \qquad AL \qquad - \qquad - \qquad + + \qquad$	06
MOV A, ext $4  3  (A) \leftarrow (ext)$ $AL  -  -  + +$	60
$ MOV A, @A   3   1   (A) \leftarrow ((A))   AL   -   -   + +  $	92
$MOV A, @EP \qquad 3 \qquad 1 \qquad (A) \leftarrow (EP) \qquad AL \qquad - \qquad + + \qquad AL \qquad - \qquad - \qquad + + \qquad AL \qquad - \qquad - \qquad + + \qquad AL \qquad - \qquad - \qquad - \qquad + + \qquad AL \qquad - \qquad - \qquad - \qquad + + \qquad AL \qquad - \qquad - \qquad - \qquad + + \qquad AL \qquad - \qquad - \qquad - \qquad - \qquad + + \qquad - \qquad - \qquad - \qquad$	07
MOV A, $\hat{R}i$ 3 1 $\hat{A}i \leftarrow \hat{R}i$ 4L ++	08 to 0F
MOV dír,#d8 4 3 (dír) $\leftarrow$ d8 $   -$	85
MOV @IX +off,#d8 5 3 ((IX) +off) $\leftarrow$ d8	86
MOV @EP,#d8 4 2 ((EP)) ← d8	87
MOV Ri,#d8 4 2 (Ri) $\leftarrow$ d8	88 to 8F
MOVW dir, A 4 2 $(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	D5
$MOVW @IX + off, A = 5 = 2 = ((IX) + off) \leftarrow (AH), (AH$	D6
$((IX) + off + 1) \leftarrow (AL)$	
MOVW ext, A 5 3 $(ext) \leftarrow (AH)$ , $(ext + 1) \leftarrow (AL)$	D4
MOVW @ÉP,A 4 1 ((EP)) ← (ÁH),((EP) + 1) ← (AL)	D7
$ MOVW EP,A   2   1   (EP) \leftarrow (A) $	E3
MOVW A, #d16 3 3 $(A) \leftarrow d16$ AL AH dH ++	E4
MOVW A, dir $4 \mid 2 \mid (AH) \leftarrow (dir), (AL) \leftarrow (dir + 1) \mid AL \mid AH \mid dH \mid + + \mid AL \mid AH \mid AH \mid AH \mid AH \mid AH \mid AH \mid AH$	C5
$MOVWA, @IX+off   5   2   (AH) \leftarrow ((IX) + off), $ AL   AH   dH   ++	C6
$(AL) \leftarrow ((IX) + off + 1)$	
MOVW A, ext $5 \mid 3 \mid (AH) \leftarrow (ext)$ , $(AL) \leftarrow (ext + 1)$ $AL \mid AH \mid dH \mid + + \mid$	C4
$MOVWA, @A \qquad 4  1  (AH) \leftarrow (A)  (AL) \leftarrow (A)  (AL) \leftarrow (A)  AL  AH  AH  H  H  H  H  H  H  H $	93
MOVW A.@EP 4 1 $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$ AL AH dH + +	C7
MOVW A, EP $2 \mid 1 \mid (A) \leftarrow (EP)$	F3
MOVW EP,#d16 3 3 $(EP) \leftarrow d16$	E7
$MOVW IX, A \qquad 2 \qquad 1 \qquad (IX) \leftarrow (A) \qquad - \qquad $	E2
$ MOVWA, X   2   1   (A) \leftarrow (X)   -   -   dH   $	F2
MOVW SP,A 2 1 $(SP) \leftarrow (A)$	E1
MOVW A, SP $2 \mid 1 \mid (A) \leftarrow (SP)   - -  dH \mid $	F1
MOV @A,T 3 1 ((A)) $\leftarrow$ (T) $-$	82
MOVW @A,T 4 1 $((A)) \leftarrow (TH),((A) + 1) \leftarrow (TL)$	83
MOVW IX,#d16 3 3 (IX) $\leftarrow$ d16	E6
MOVW A, $PS$ 2 1 $(A) \leftarrow (PS)$	70
MOVW PS,A 2 1 $(PS) \leftarrow (A)$ ++++	71
MOVW SP,#d16 3 3 (SP) $\leftarrow$ d16	E5
SWAP 2 1 $(AH) \leftrightarrow (AL)$ AL	10
SETB dir: b 4 2 (dir): $b \leftarrow 1$	A8 to AF
CLRB dir: b $4   2   (dir): b \leftarrow 0   -   -   -   -   -   -   -   -   -  $	A0 to A7
XCH A,T21 $(AL) \leftrightarrow (TL)$ AL $                                                                                                                                                                   -$ <	42
XCHW A,T31 $(A) \leftrightarrow (T)$ ALAHdH $$	43
$ XCHW _{A,EP}   3   1   (A) \leftrightarrow (EP)   -   -   dH   $	F7
$ XCHW  A, IX   3   1   (A) \leftrightarrow (IX)   -   -   dH    $	F6
$ XCHW A,SP   3   1   (A) \leftrightarrow (SP)   -   -   dH   $	F5
$   MOVW A, PC   2   1   (A) \leftarrow (PC)   -   -   dH     $	F0

Table 2 Transfer Instructions (48 instructions)

Note: During byte transfer to A,  $T \leftarrow A$  is restricted to low bytes.

Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

Mnemonic	~	#	Operation	TL	ΤН	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	I	I	Ι	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	—	_	—	+ + + +	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	—	_	_	+ + + +	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	-	_	-	+ + + +	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	—	_	—	+ + + +	27
	3	1	$ (A) \leftarrow (A) + (I) + C$	-	_	dH	++++	23
	2	1	$(AL) \leftarrow (AL) + (TL) + C$	-	-	_	++++	22 29 to 25
	い い い	2	$(A) \leftarrow (A) - (RI) - C$	_	-	_	++++	30 10 3F
SUBC A,#ub	2	2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
SUBC A @IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A.@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	_	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	+ + + +	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	+ + + +	32
INC Ri	4	1	$(\dot{R}i) \leftarrow (\dot{R}i) + 1$	_	_	_	+++-	C8 to CF
INCW EP	3	1	$(EP) \leftarrow (EP) + 1$	—	-	-		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	—	_	-		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	—	_	dH	+ +	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	-	_	-	+ + + -	D8 to DF
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	—	_	_		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	-	_	-		D2
	3	1	$ (A) \leftarrow (A) - 1$	—	_	dH dL	++	D0
	19	1	$ (A) \leftarrow (AL) \times (IL)$					01
	21	1	$(A) \leftarrow (T) / (AL), \text{wod} \rightarrow (T)$	uL _		4H	 + + R -	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	_	_	dH	++R-	73
XORW A	3	1	$(A) \leftarrow (A) \forall (T)$	_	_	dH	++R-	53
CMP A	2	1	(TL) - (AL)	_	_	_	++++	12
CMPW A	3	1	(T) - (A)	_	_	_	+ + + +	13
RORC A	2	1	$\rightarrow C \rightarrow A $	-	-	-	+ + - +	03
ROLC A	2	1		_	_	_	++-+	02
	_							
CMP A,#d8	2	2	(A) – d8	_	_	-	+ + + +	14
CMP A,dir	3	2	(A) - (dir)	—	_	—	+ + + +	15
CMP A,@EP	3	1	(A) - ((EP))	-	_	-	+ + + +	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	—	-	-	++++	16
	3	1	(A) – (RI) Desimal adjust for addition	-	_	-	++++	18 to 1F
	2	1	Decimal adjust for subtraction	-	-	_	++++	84
	2	1	$(\Lambda)$ ( $(\Lambda)$ ) $\forall$ (TI)	_	_	_	++++	94 52
	2	2	$(A) \leftarrow (AL) \lor (AL)$	_		_	++K-	5Z
XOR A dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	_	_	_	++R-	55
XOR A @FP	3	1	$(A) \leftarrow (AL) \forall ((FP))$	_	_	_	++R-	57
XOR A.@IX +off	4	2	$(A) \leftarrow (AL) \forall ((IX) + off)$	_	_	_	++R-	56
XOR A,Ri	3	1	$ (A) \leftarrow (AL) \forall (Ri)$	_	_	_	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	_	_	_	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \wedge (B)$	-	_	_	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	_	_	+ + R –	65

 Table 3
 Arithmetic Operation Instructions (62 instructions)

(Continued)

(Continued)	

Mnemonic	~	#	Operation	TL	ΤН	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	-	_	-	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	—	_	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	—	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	—	_	_	+ + + +	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	+ + + +	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	—	_	_	+ + + +	96
CMP Ri,#d8	4	2	(Ri) – d8	—	_	_	+ + + +	98 to 9F
INCW SP	3	1	$(SP) \leftarrow (SP) + 1$	_	_	_		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	—	-	-		D1

Table 4	Branch Instructions (17 instructions)	

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC $\leftarrow$ PC + rel	-	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then PC $\leftarrow$ PC + rel	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC $\leftarrow$ PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If C = 0 then PC $\leftarrow$ PC + rel	_	_	_		F8
BN rel	3	2	If N = 1 then PC $\leftarrow$ PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC $\leftarrow$ PC + rel	—	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	—	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	—	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	—	—	—	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC $\leftarrow$ PC + rel	—	-	-	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	—	_	_		E0
JMP ext	3	3	$(PC) \leftarrow ext$	—	_	_		21
CALLV #vct	6	1	Vector call	—	—	—		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	—	_	dH		F4
RET	4	1	Return from subrountine	—	—	—		20
RETI	6	1	Return form interrupt	-	-	-	Restore	30

Table 5	Other Instructions (9 instructions)	
---------	-------------------------------------	--

Mnemonic	۲	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	-	_		40
POPW A	4	1		-	-	dH		50
PUSHW IX	4	1		-	-	_		41
POPW IX	4	1		-	-	_		51
NOP	1	1		-	-	—		00
CLRC	1	1		-	-	_	R	81
SETC	1	1		-	-	_	S	91
CLRI	1	1		-	-	—		80
SETI	1	1		—	—	—		90

### ■ INSTRUCTION MAP

0 1 2 3 4 5 VOP SWAP RET RETI PUSHW POPW	1 2 3 4 5 SWAP RET RETI PUSHW POPW	2 3 4 5 RET RETI PUSHW POPW	3 4 5 RETI PUSHW POPW	4 5 PUSHW POPW	<b>5</b> POPW		<b>6</b> MOV	7 MOVW	8 CLRI	9 SETI	A CLRB	BBC B	U NON	DECW	ш	F
AUP SWAP KEI KEII PUSHW PUPW MU	SWAP KEI KEII PUSHW PUPW MU				A	Š	/ A,ext	A,PS	CLRI	E E	dir: 0	dir: 0,rel	A		amr @A	MUVVV A,F
MULU DIVU JMP CALL PUSHW POPW MO A A addr16 addr16 IX IX	DIVU JMP CALL PUSHW POPW MO A addr16 addr16 IX IX	JMP CALL PUSHW POPW MOV addr16 addr16 IX IX	CALL PUSHW POPW MOV addr16 IX IX	PUSHW POPW MOV	POPW MOV	MOM	/ ext,A	MOVW PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW SP	DECW SP	MOVW SP,A	MOVW A,SP
ROLC     CMP     ADDC     SUBC     XCH     XOR     ANIC       A     A     A     A     A     A	CMP ADDC SUBC XCH XOR ANIC	ADDC SUBC XCH XOR ANIC	SUBC XCH XOR ANIC A A, T A	XCH XOR ANE A, T A	XOR ANE	AND	A A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW IX	DECW	MOVW IX,A	MOVW A,IX
RORC     CMPW     ADDCW     SUBCW     XCHW     XORW     ANI       A     A     A     A     A     A	CMPW ADDCW SUBCW XCHW XORW ANI	ADDCW SUBCW XCHW XORW ANE	SUBCW XCHW XORW ANE A A, T A	XCHW XORW ANE A, T A	XORW ANE	AND	W A	ORW A	MOVW @A,T	MOWW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW	DECW EP	MOVW EP,A	MOVW A,EP
MOV         CMP         ADDC         SUBC         XOR         AND           A,#d8         A,#d8         A,#d8         A,#d8         A,#d8         A	CMP ADDC SUBC X XOR AND A,#d8 A,#d8 A,#d8 A,#d8	ADDC SUBC XOR AND A,#d8 A,#d8 A,#d8 A	SUBC XOR AND A,#d8 A,#d8 A	XOR AND A,#d8	XOR AND A,#d8		) ۱,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4, rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
MOV CMP ADDC SUBC MOV XOR AND A,dir A,dir A,dir A,dir A,dir	CMP ADDC SUBC MOV XOR AND A,dir A,dir A,dir A,dir A,dir	ADDC SUBC MOV XOR AND A,dir A,dir A,dir A,dir	SUBC MOV XOR AND A,dir dir,A A,dir	MOV XOR AND dir,A A,dir	XOR AND A,dir	AND	A,dir	OR A,dir	MOV dir,#d8	CMP dir,#d8	CLRB dir: 5	BBC dir: 5,rel	MOVW A,dir	MOVW dir,A	MOVW SP,#d16	XCHW A,SP
MOV CMP ADDC SUBC MOV XOR AND 3.@IX+d A.@IX+d A.@IX+d A.@IX+dA A.@IX+d A.@IX	CMP         ADDC         SUBC         MOV         XOR         AND           A,@IX +d         A,@IX +d         A,@IX +d         A,@IX +d         A,@IX         A,@IX	ADDC         SUBC         MOV         XOR         AND           A,@IX +d         A,@IX +d,A         A,@IX +d,A         A,@IX +d         A,@IX	SUBC         MOV         XOR         AND           A,@IX +d         @IX +d,A         A,@IX +d         A,@IX	MOV XOR AND @IX +d,A A,@IX +d A,@IX	XOR AND A,@IX +d A,@IX	AND A,@IX	p+ )	OR A,@IX +d	MOV @IX +d,#d8	CMP @IX +d,#d8	CLRB dir: 6	BBC dir: 6,rel	MOVW A,@IX +d	MOVW @IX +d,A	MOVW IX,#d16	XCHW A,IX
MOV CMP ADDC SUBC MOV XOR AND	CMP ADDC SUBC MOV XOR AND	ADDC SUBC MOV XOR AND	SUBC MOV XOR AND	MOV XOR AND	XOR AND	AND	ШEР	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
A,@EP A,@EP A,@EP A,@EP,A A,@EP A,@	A,@EP A,@EP A,@EP A,@EP A,@	A,@EP A,@EP,A A,@EP A,@	A,@EP @EP,A A,@EP A,@	@EP,A A,@EP A,@	A,@EP A,@	A,@		A,@EP	@EP,#d8	@EP,#d8	dir: 7	dir: 7,rel	A,@EP	@EP,A	EP,#d16	A,EP
MOV CMP ADDC SUBC MOV XOR AND	CMP ADDC SUBC MOV XOR AND	ADDC SUBC MOV XOR AND	SUBC MOV XOR AND	MOV XOR AND	XOR AND	AND	RO	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNC
A,R0 A,R0 A,R0 A,R0 A,R0 A,	A,R0 A,R0 A,R0 A,R0 A,	A,R0 A,R0 R0,A A,R0 A.	A,R0 R0,A A,R0 A.	R0,A A,R0 A,	A,R0 A,	A,		A,R0	R0,#d8	R0,#d8	dir: 0	dir: 0,rel	R0	R0	#0	rel
MOV CMP ADDC SUBC MOV XOR AND	CMP ADDC SUBC MOV XOR AND	ADDC SUBC MOV XOR AND	SUBC MOV XOR AND	MOV XOR AND	XOR AND	AND	R1	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BC
A,R1 A,R1 A,R1 A,R1 A,R1 A,	A,R1 A,R1 A,R1 A,1,A A,R1 A,	A,R1 A,R1 R1,A A,R1 A,	A,R1 R1,A A,R1 A,	R1,A A,R1 A.	A,R1 A,	A,		A,R1	R1,#d8	R1,#d8	dir: 1	dir: 1,rel	R1	R1	#1	rel
MOV CMP ADDC SUBC MOV XOR AND	CMP ADDC SUBC MOV XOR AND	ADDC SUBC MOV XOR AND	SUBC MOV XOR AND	MOV XOR AND	XOR AND	AND	,R2	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BP
A,R2 A,R2 A,R2 A,R2 A,R2 A A,R2 A	A,R2 A,R2 A,R2 R2,A A,R2 A	A,R2 A,R2 R2,A A,R2 A	A,R2 R2,A A,R2 A	R2,A A,R2 A	A,R2 A	A		A,R2	R2,#d8	R2,#d8	dir: 2	dir: 2,rel	R2	R2	#2	rel
MOV CMP ADDC SUBC MOV XOR AND	CMP ADDC SUBC MOV XOR AND	ADDC SUBC MOV XOR AND	SUBC MOV XOR AND	MOV XOR AND	XOR AND	AND	,R3	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BN
A,R3 A,R3 A,R3 A,R3 A,R3 A	A,R3 A,R3 A,R3 A,R3 A	A,R3 A,R3 R3,A A,R3 A	A,R3 R3,A A,R3 A	R3,A A,R3 A	A,R3 A	A		A,R3	R3,#d8	R3,#d8	dir: 3	dir: 3, rel	R3	R3	#3	rel
MOV CMP ADDC SUBC MOV XOR AND	CMP ADDC SUBC MOV XOR AND	ADDC SUBC MOV XOR AND	SUBC MOV XOR AND	MOV XOR AND	XOR AND	AND	R4	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNZ
A,R4 A,R4 A,R4 A,R4 A,R4 A,	A,R4 A,R4 A,R4 R4,A A,R4 A,	A,R4 A,R4 R4,A A,R4 A,	A,R4 R4,A A,R4 A,	R4,A A,R4 A,	A,R4 A,	A,		A,R4	R4,#d8	R4,#d8	dir: 4	dir: 4, rel	R4	R4	#4	rel
MOV CMP ADDC SUBC MOV XOR AND	CMP ADDC SUBC MOV XOR AND	ADDC SUBC MOV XOR AND	SUBC MOV XOR AND	MOV XOR AND	XOR AND	AND	35	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BZ
A,R5 A,R5 A,R5 A,R5 A,F	A,R5 A,R5 A,R5 A,F	A,R5 A,R5 A,F	A,R5 R5,A A,R5 A,F	R5,A A,R5 A,F	A,R5 A,F	A,F		A,R5	R5,#d8	R5,#d8	dir: 5	dir: 5,rel	R5	R5	#5	rel
MOV CMP ADDC SUBC MOV XOR AND	CMP ADDC SUBC MOV XOR AND	ADDC SUBC MOV XOR AND	SUBC MOV XOR AND	MOV XOR AND	XOR AND	AND	R6	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BGE
A,R6 A,R6 A,R6 A,R6 A,R6 A,	A,R6 A,R6 A,R6 R6,A A,R6 A,	A,R6 A,R6 R6,A A,R6 A,	A,R6 R6,A A,R6 A,	R6,A A,R6 A,	A,R6 A,	A,		A,R6	R6,#d8	R6,#d8	dir: 6	dir: 6, rel	R6	R6	#6	rel
MOV CMP ADDC SUBC MOV XOR AND	CMP ADDC SUBC MOV XOR AND	ADDC SUBC MOV XOR AND	SUBC MOV XOR AND	MOV XOR AND	XOR AND	AND	37	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BLT
A,R7 A,R7 A,R7 A,R7 A,F	A,R7 A,R7 A,R7,A A,R7 A,	A,R7 A,R7 A,I	A,R7 R7,A A,R7 A,I	R7,A A,R7 A,I	A,R7 A,F	A,F		A,R7	R7,#d8	R7,#d8	dir: 7	dir: 7,rel	R7	R7	#7	rel

### ■ MASK OPTIONS

No	Part number	MB89635 MB89636 MB89637	MB89P637 MB89W637	MB89PV630 MB89T635 MB89T637
NO.	Specifying procedure	Specify when ordering masking	Set with EPROM programmer	Setting not possible
1	Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P40 to P43, P50 to P53, P72 to P74	Selectable by pin	Can be set per pin*	Fixed to without pull-up resistor
2	Power-on reset selection With power-on reset Without power-on reset	Selectable	Setting possible	Fixed to with power-on reset
3	Selection of the main clock oscillation stabilization time (at 10 MHz) Approx. 2 <sup>18</sup> /FcH (Approx. 26.2 ms) Approx. 2 <sup>17</sup> /FcH (Approx. 13.1 ms) Approx. 2 <sup>14</sup> /FcH (Approx. 1.6 ms) Approx. 2 <sup>4</sup> /FcH (Approx. 0 ms) FcH: Main clock frequency	Selectable	Setting possible	Fixed to 2 <sup>18</sup> /Fсн (Approx. 26.2 ms)
4	Reset pin output Reset output provided No reset output	Selectable	Setting possible	Fixed to with reset output
5	Single/dual-clock system Single clock Dual clock	Selectable	Setting possible	MB89PV630-101Single-clock system MB89T635-101 Single-clock system MB89T637-101 Single-clock system MB89PV630-102Dual-clock systems MB89T635-102 Dual-clock systems MB89T637-101 Dual-clock systems

\* : Pull-up resistors cannot be set for P50 to P53.

### ■ ORDERING INFORMATION

Part number	Package	Remarks
MB89635P-SH MB89T635P-SH MB89636P-SH MB89637P-SH MB89P637-SH MB89T637P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	
MB89635PF MB89T635PF MB89636PF MB89637PF MB89P637PF MB89T637PF	64-pin Plastic QFP (FPT-64P-M06)	
MB89635PFM MB89T635PFM MB89636PFM MB89637PFM MB89T637PFM	64-pin Plastic QFP (FPT-64P-M09)	
MB89W637C-SH	64-pin Ceramic SH-DIP (DIP-64C-A06)	
MB89PV630C-SH	64-pin Ceramic MDIP (MDP-64C-P02)	
MB89PV630CF	64-pin Ceramic MQFP (MQP-64C-P01)	

### ■ PACKAGE DIMENSIONS

![](_page_52_Figure_2.jpeg)

![](_page_53_Figure_1.jpeg)

54

![](_page_54_Figure_1.jpeg)

# FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F9602 © FUJITSU LIMITED Printed in Japan