


Product Description

Sirenza Microdevices' SHF-0189 is a high performance AlGaAs/GaAs Heterostructure FET (HFET) housed in a low-cost surface-mount plastic package. The HFET technology improves breakdown voltage while minimizing Schottky leakage current resulting in higher PAE and improved linearity.

Output power at 1dB compression for the SHF-0189 is +27 dBm when biased for Class AB operation at 8V,100mA. The +40 dBm third order intercept makes it ideal for high dynamic range, high intercept point requirements. It is well suited for use in both analog and digital wireless communication infrastructure and subscriber equipment including 3G, cellular, PCS, fixed wireless, and pager systems.

The matte tin finish on Sirenza's lead-free package utilizes a post annealing process to mitigate tin whisker formation and is RoHS compliant per EU Directive 2002/95. This package is also manufactured with green molding compounds that contain no antimony trioxide nor halogenated fire retardants.



SHF-0189



0.05 - 6 GHz, 0.5 Watt **GaAs HFET**



Product Features

- Now available in Lead Free, RoHS Compliant, & Green Packaging
- High Linearity Performance at 1.96 GHz
 - +27 dBm P1dB
 - +40 dBm Output IP3
 - +16.5 dB Gain
- High Drain Efficiency
- See App Note AN-031 for circuit details

Applications

- Analog and Digital Wireless Systems
- 3G, Cellular, PCS
- Fixed Wireless, Pager Systems

Symbol	Device Characteristics	Test Conditions, 25C V _{DS} =8V, I _{DQ} =100m A (unless otherwise noted)	Test Frequency	Units	M in	Тур	Max
Gmax	Maximum Available Gain	$Z_S = Z_S^*, Z_L = Z_L^*$	0.90 GHz 1.96 GHz	d B	-	2 3 .3 2 0 .1	-
S 21	Insertion Gain [1]	$Z_s = Z_L = 50 \text{ O hm s}$	0.90 GHz 1.96 GHz	d B	16.6	1 8 .4 1 4 .7	2 0 .2
Gain	Power Gain [2]	Application Circuit	0.90 G H z 1.96 G H z	d B m	-	1 8 .6 1 6 .7	-
O IP 3	Output Third Order Intercept Point [2]	Application Circuit	0.90 G H z 1.96 G H z	d B m	-	4 0 4 0	-
P 1 d B	Output 1dB Compression Point [2]	Application Circuit	0.90 G H z 1.96 G H z	d B m	-	2 7 .2 2 7 .5	-
NF	Noise Figure	Application Circuit	1.96 GHz	d B	-	3 .2	-
I _{DSS}	Saturated Drain Current	$V_{DS} = V_{DSP}, V_{GS} = 0 V$		m A	2 0 4	2 9 4	3 8 4
g m	Tranconductance	$V_{DS} = V_{DSP}, V_{GS} = -0.25 V$		m S	1 4 4	198	252
V _P	Pinch-Off Voltage [1]	$V_{DS} = 2.0 V$, $I_{DS} = 0.6 m A$		V	-3.0	-1.9	-1.0
BV _{gs}	Gate-Source Breakdown Voltage [1]	I _{gs} = 1.2 m A , drain open		V	-	-17	-15
BV _{GD}	Gate-Drain Breakdown Voltage [1]	$I_{\text{G D}} = 1.2 \text{ m A}$, $V_{\text{G S}} = -5.0 \text{ V}$		V	-	-22	-17
Rth	Therm al Resistance	junction-to-lead		°C /W	-	8 0	-
V _{D S}	Operating Voltage [3]	drain-source		V	-	-	8 .0
I _{D Q}	Operating Current [3]	drain-source, quiescent		m A	-	-	160
PDISS	Power Dissipation [3]			W	-	-	8.0

^{[1] 100%} tested - Insertion gain tested using a 50 ohm contact board (no matching circuitry) during final production test

The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions.

Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. Sirenza Microdevices does not authorize or warrant any Sirenza Microdevices product for use in life-support devices and/or systems. Copyright 2003 Sirenza Microdevices, Inc. All worldwide rights reserved.

^[2] Sample tested - Samples pulled from each wafer/package lot. Sample test specifications are based on statistical data from sample test measurements. The test fixture is an engineering application circuit board. The application circuit was designed for the optimum combination of linearity, P1dB, and VSWR.

[3] Maximum recommended power dissipation is specified to maintain $T_J < 150C$ at $T_L = 85C$. $V_{DS}^* I_{DQ} < 0.8W$ is recommended for continuous reliable operation.



Absolute Maximum Ratings

MTTF is inversely proportional to the device junction temperature. For junction temperature and MTTF considerations the bias condition should also satisfy the following expression:

$$P_{DC} < (T_J - T_L) / R_{TH}$$


where:


$$\begin{split} &P_{\text{DC}} = I_{\text{DS}} * V_{\text{DS}} \left(W\right) \\ &T_{\text{J}} = \text{Junction Temperature (°C)} \\ &T_{\text{L}} = \text{Lead Temperature (pin 4) (°C)} \end{split}$$
 R_{TH} = Thermal Resistance (°C/W)

MTTF @ T,=150C exceeds 1E7 hours

Parameter	Symbol	Value	Unit
Drain Current	I _{DS}	200	mA
Forward Gate Current	I _{GSF}	1.2	mA
Reverse Gate Current	I _{GSR}	1.2	mA
Drain-to-Source Voltage	V _{DS}	+9.0	٧
Gate-to-Source Voltage	V _{GS}	<-5 or >0	٧
RF Input Power	P _{IN}	200	mW
Operating Lead Temperature	T _L	See Graph	°C
Storage Temperature Range	T _{stor}	-40 to +150	°C
Power Dissipation	P _{DISS}	See Graph	W
Channel Temperature	T_{J}	+165	°C

Operation of this device beyond any one of these limits may cause permanent damage. For reliable continuous operation, the device voltage and current must not exceed the maximum operating values specified in the table on page 1.





Typical Performance - Engineering Application Circuits (See App Note AN-031)


Freq (MHz)	V _{DS} (V)	I _{DQ} (mA)	P1dB (dBm)	OIP3* (dBm)	Gain (dB)	S11 (dB)	S22 (dB)	NF (dB)
900	8	100	27.2	40	18.6	-25	-13	4.7
1960	8	100	27.6	40	16.7	-20	-8	3.2
2140	8	100	27.5	40	15.2	-24	-14	3.8
2450	8	100	27.3	40	15.2	-16	-14	3.1

^{*} P_{OUT}= +15dBm per tone, 1MHz tone spacing


Data above represents typical performance of the application circuits noted in Application Note AN-031. Refer to the application note for additional RF data, PCB layouts, and BOMs for each application circuit. The application note also includes biasing instructions and other key issues to be considered. For the latest application notes please visit our site at www.sirenza.com or call your local sales representative.




De-embedded S-Parameters ($Z_{\rm S}$ = $Z_{\rm L}$ =50 Ohms, $V_{\rm DS}$ =8V, $I_{\rm DS}$ =100mA, 25°C)







Note: S-parameters are de-embedded to the device leads with $Z_s = Z_L = 50\Omega$. The data represents typical performace of the device. De-embedded s-parameters can be downloaded from our website (www.sirenza.com).





Pin Description


Pin #	Function	Description		
1	Gate	RF Input		
2	Source	Connection to ground. Use via holes to reduce lead inductance. Place vias as close to ground leads as possible.		
3	Drain	RF Output		
4	Source	Same as Pin 2		

Mounting and Thermal Considerations

It is very important that adequate heat sinking be provided to minimize the device junction temperature. The following items should be implemented to maximize MTTF and RF performance.

- 1. Multiple solder-filled vias are required directly below the ground tab (pin 4). [CRITICAL]
- 2. Incorporate a large ground pad area with multiple plated-through vias around pin 4 of the device. [CRITICAL]
- 3. Use two point board seating to lower the thermal resistance between the PCB and mounting plate. Place machine screws as close to the ground tab (pin 4) as possible. [RECOMMENDED]
- 4. Use 2 ounce copper to improve the PCB's heat spreading capability. [RECOMMENDED]

Recommended Mounting Configuration for Optimum RF and Thermal Performance




Part Number Ordering Information

Part Number	Reel Size	Devices/Reel
SHF-0189	7"	1000
SHF-0189Z	7"	1000

Part Symbolization

The part will be symbolized with the "H1" designator and a dot signifying pin 1 on the top surface of the package.

Package Dimensions





DIMENSIONS ARE IN INCHES

