

CAT28F512

512K-Bit CMOS Flash Memory

FEATURES

- Fast Read Access Time: 90/120/150 ns
- Low Power CMOS Dissipation:
 - -Active: 30 mA max (CMOS/TTL levels)
 - -Standby: 1 mA max (TTL levels)
 - -Standby: 100 µA max (CMOS levels)
- High Speed Programming:
 - -10 us per byte
 - -1 Sec Typ Chip Program
- 12.0V ± 5% Programming and Erase Voltage
- **Commercial and Industrial Temperature Ranges**

- Stop Timer for Program/Erase
- On-Chip Address and Data Latches
- **■** JEDEC Standard Pinouts:
 - -32-pin DIP
 - -32-pin PLCC
 - -32-pin TSOP (8 x 14; 8 x 20)
- 100,000 Program/Erase Cycles
- 10 Year Data Retention
- Electronic Signature


DESCRIPTION

The CAT28F512 is a high speed 64K x 8-bit electrically erasable and reprogrammable Flash memory ideally suited for applications requiring in-system or after-sale code updates. Electrical erasure of the full memory contents is achieved typically within 0.5 second.

It is pin and Read timing compatible with standard EPROM and E²PROM devices. Programming and Erase are performed through an operation and verify algorithm. The instructions are input via the I/O bus,

using a two write cycle scheme. Address and Data are latched to free the I/O bus and address bus during the write operation.

The CAT28F512 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 32-pin plastic DIP, 32-pin PLCC or 32-pin TSOP packages.



PIN CONFIGURATION


DIN FUNCTIONS

PIN FUNCI	IONS	
Pin Name	Туре	Function
A ₀ -A ₁₅	Input	Address Inputs for memory addressing
I/O ₀ -I/O ₇	1/0	Data Input/Output
CE	Input	Chip Enable
ŌĒ	Input	Output Enable
WE	Input	Write Enable
Vcc		Voltage Supply
Vss		Ground
V _{PP}		Program/Erase Voltage Supply


DIP Package (P) PLCC Package (N) Vpp □ •1 NC □ 2 A₁₅ □ 3 남썙 31 30 ⊟ N/C 1 32 31 30 A15 | A12 | A7 | A6 | A5 | A4 | 28 □ A₁₄ 1 A14 A13 A8 A9 A9 A11 A 28 20 Ae 🗆 27 27 25 25 9 24 10 24 10 23 A10 22 CE A₁₀ 11 23 22 11 A₀ | 12 22 | CE 21 | VO₇ 20 | VO₆ 19 | VO₅ 18 | VO₄ 17 | VO₃ Ao 🗆 12 21 L 1/02 100 13 1/0₁ | | 14 5 8 8 8 8 8 8 8 15 16

TSOP Package (Standard Pinout 8mm x 20mm) (T) TSOP Package (Standard Pinout 8mm x 14mm) (T14)

5108 FHD F01



TSOP Package (Reverse Pinout) (TR)



5108 FHD F14

ABSOLUTE MAXIMUM RATINGS*

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Test Method
N _{END} (3)	Endurance	100K		Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DH} ⁽³⁾	Data Retention	10		Years	MIL-STD-883, Test Method 1008
VZAP(3)	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I _{LTH} (3)(4)	Latch-Up	100		mA	JEDEC Standard 17

CAPACITANCE TA = 25°C, f = 1.0 MHz

	Limits				
Symbol	Test	Min	Max.	Units	Conditions
C _{IN} (3)	Input Pin Capacitance		6	pF	V _{IN} = 0V
C _{OUT} (3)	Output Pin Capacitance		10	pF	V _{OUT} = 0V
C _{VPP} (3)	V _{PP} Supply Capacitance		25	pF	V _{PP} = 0V

- (1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} + 2.0V for periods of less than 20ns.
- (2) Output shorted for no more than one second. No more than one output shorted at a time.
- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} +1V.

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +5V ±10%, unless otherwise specified.

			Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
l _{LI}	Input Leakage Current	·	±1	μА	V _{IN} = V _{CC} or V _{SS} V _{CC} = 5.5V, \overline{OE} = V _{IH}
lro	Output Leakage Current		±1	μА	Vout = Vcc or Vss, Vcc = 5.5V, OE = V _{IH}
I _{SB1}	V _{CC} Standby Current CMOS		100	μА	$\overline{CE} = V_{CC} \pm 0.5V,$ $V_{CC} = 5.5V$
I _{SB2}	V _{CC} Standby Current TTL		1	mA	CE = V _{IH} , V _{CC} = 5.5V
loc ₁	V _{CC} Active Read Current		30	mA	V _{CC} = 5.5V, \overrightarrow{CE} = V _{IL} , I _{OUT} = 0mA, f = 6 MHz
ICC2 ⁽¹⁾	V _{CC} Programming Current		15	mA	V _{CC} = 5.5V, Programming in Progress
lcc3 ⁽¹⁾	V _{CC} Erase Current		15	mA	V _{CC} = 5.5V, Erasure in Progress
I _{CC4} ⁽¹⁾	V _{CC} Prog./Erase Verify Current		15	mA	V _{CC} = 5.5V, Program or Erase Verify in Progress
IPPS	V _{PP} Standby Current		±10	μΑ	Vpp = VppL
I _{PP1}	V _{PP} Read Current		200	μА	VPP = VPPH
IPP2 ⁽¹⁾	V _{PP} Programming Current		30	mA	V _{PP} = V _{PPH} , Programming in Progress
l _{PP3} ⁽¹⁾	V _{PP} Erase Current		30	mA	V _{PP} = V _{PPH} , Erasure in Progress
IPP4 ⁽¹⁾	V _{PP} Prog./Erase Verify Current		5	mA	V _{PP} = V _{PPH} , Program or Erase Verify in Progress
VIL	Input Low Level TTL	-0.5	0.8	٧	
VILC	Input Low Level CMOS	-0.5	0.8	V	
Vol	Output Low Level		0.45	٧	I _{OL} = 5.8mA, V _{CC} = 4.5V
ViH	Input High Level TTL	2	V _{CC} +0.5	V	
VIHC	Input High Level CMOS	V _{CC} *0.7	V _{CC} +0.5	٧	
V _{OH1}	Output High Level TTL	2.4		٧	I _{OH} = -2.5mA, V _{CC} = 4.5
V_{OH2}	Output High Level CMOS	V _{CC} -0.4		٧	$I_{OH} = -400 \mu A$, $V_{CC} = 4.5$
V_{ID}	A ₉ Signature Voltage	11.4	13	٧	$A_9 = V_{ID}$
l _{ID} ⁽¹⁾	A ₉ Signature Current		200	μА	$A_9 = V_{ID}$
V _{LO}	V _{CC} Erase/Prog. Lockout Voltage	2.5		V	

⁽¹⁾ This parameter is tested initially and after a design or process change that affects the parameter.

5108 FHD F04

SUPPLY CHARACTERISTICS


		Lir		
Symbol	Parameter	Min	Max.	Unit
V _{CC}	V _{CC} Supply Voltage	4.5	5.5	V
V _{PPL}	V _{PP} During Read Operations	0	6.5	V
V _{PPH}	V _{PP} During Read/Erase/Program	11.4	12.6	V

A.C. CHARACTERISTICS, Read Operation


 V_{CC} = +5V ±10%, unless otherwise specified.

JEDEC	Standard		28F5	12-90	28F512-12		28F512-15		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tavav	tac	Read Cycle Time	90		120		150		ns
tELQV	tcE	CE Access Time		90		120		150	ns
tavqv	tacc	Address Access Time		90		120		150	ns
tgLav	toe	OE Access Time		35		50		55	ns
taxox	tон	Output Hold from Address ŌE/CE Change	0		0		0		ns
tgLax	t _{OLZ} (1)(6)	OE to Output in Low-Z	0		0		0		ns
tELQX	t _{LZ} (1)(6)	CE to Output in Low-Z	0		0		0		ns
tвнаz	t _{DF} (1)(2)	OE High to Output High-Z		20		30		35	ns
teHQZ	t _{DF} (1)(2)	CE High to Output High-Z		30		40		45	ns
twHGL ⁽¹⁾	-	Write Recovery Time Before Read	6		6		6		μs

Figure 1. A.C. Testing Input/Output Waveform⁽³⁾⁽⁴⁾⁽⁵⁾







- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- (3) Input Rise and Fall Times (10% to 90%) < 10 ns.
- (4) Input Pulse Levels = 0.45V and 2.4V.
- (5) Input and Output Timing Reference = 0.8V and 2.0V.
- (6) Low-Z is defined as the state where the external data may be driven by the output buffer but may not be valid.

A.C. CHARACTERISTICS, Program/Erase Operation

 $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

JEDEC	Standard		28F5	12-90	28F5	12-12	28F5		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tavav	twc	Write Cycle Time	90		120		150		ns
tavwl	tas	Address Setup Time	0		0		0		ns
twLax	tah	Address Hold Time	40		40		40		ns
tovwh	tos	Data Setup Time	40		40		40		ns
twndx	tрн	Data Hold Time	10		10		10		ns
tELWL	tcs	CE Setup Time	0		0		0		ns
twheh	tсн	CE Hold Time	0		0		0		ns
twLwH	twp	WE Pulse Width	40		40		40		ns
twhwL	twph	WE High Pulse Width	20		20		20		ns
twhwh1(2)	-	Program Pulse Width	10		10		10		μs
twhwh2 ⁽²⁾	-	Erase Pulse Width	9.5		9.5		9.5		ms
twHGL	-	Write Recovery Time Before Read	6		6		6		μs
tghwL	-	Read Recovery Time Before Write	0		0		0		μs
tvpel	-	V _{PP} Setup Time to CE	100		100		100		ns

ERASE AND PROGRAMMING PERFORMANCE(1)

	28F512-90			2	8F512-1	12	2			
Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Chip Erase Time(3)(5)		0.5	10		0.5	10		0.5	10	sec
Chip Program Time(3)(4)		1	6		1	6		1	6	sec

- (1) Please refer to Supply characteristics for the value of V_{PPH} and V_{PPL}. The V_{PP} supply can be either hardwired or switched. If V_{PP} is switched, V_{PPL} can be ground, less than V_{CC} + 2.0V or a no connect with a resistor tied to ground.
- (2) Program and Erase operations are controlled by internal stop timers.
- (3) 'Typicals' are not guaranteed, but based on characterization data. Data taken at 25°C, 12.0V Vpp.
- (4) Minimum byte programming time (excluding system overhead) is 16 μs (10 μs program + 6 μs write recovery), while maximum is 400 μs/ byte (16 μs x 25 loops). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.
- (5) Excludes 00H Programming prior to Erasure.

FUNCTION TABLE(1)

Mode	CE	OE	WE	Vpp	VO	Notes
Read	VIL	VIL	V _{IH}	VPPL	Dout	
Output Disable	V _{IL}	ViH	V _{IH}	X	High-Z	
Standby	V _{IH}	Х	х	VPPL	High-Z	
Signature (MFG)	VIL	V _{IL}	V _{IH}	х	31H	$A_0 = V_{iL}, A_9 = 12V$
Signature (Device)	VIL	V _{IL}	ViH	X	В8Н	A ₀ = V _{IH} , A ₉ = 12V
Program/Erase	ViL	ViH	V _{IL}	Vppн	D _{IN}	See Command Table
Write Cycle	VIL	ViH	V _{IL}	Vppн	DIN	During Write Cycle
Read Cycle	VIL	VIL	V _{IH}	VPPH	Dout	During Write Cycle

WRITE COMMAND TABLE

Commands are written into the command register in one or two write cycles. The command register can be altered only when V_{PP} is high and the instruction byte is latched on the rising edge of \overline{WE} . Write cycles also internally latch addresses and data required for programming and erase operations.

	Pins										
	Fire	t Bus Cycle		Second Bus Cycle							
Mode	Operation	Address D _{IN}		Operation	Address	Din	Dout				
Set Read	Write	Х	00H	Read	Ain		Dout				
Read Sig. (MFG)	Write	Х	X 90H Read 00		31H						
Read Sig. (Device)	Write	Х	90H	Read 01		В8Н					
Erase	Write	х	20H	Write	Х	20H					
Erase Verify	Write	Ain	AOH	Read	Х		Dout				
Program	Write	Х	40H	Write	Ain	Din					
Program Verify	Write	Х	COH	H Read X			Dout				
Reset	Write	х	FFH	Write	Х	FFH					

⁽¹⁾ Logic Levels: X = Logic 'Do not care' (V_{IH}, V_{IL}, V_{PPL}, V_{PPH})

Read Mode

A Read operation is performed with both \overline{CE} and \overline{OE} low and with \overline{WE} high. V_{PP} can be either high or low, however, if V_{PP} is high, the Set READ command has to be sent before reading data (see Write Operations). The data retrieved from the I/O pins reflects the contents of the memory location corresponding to the state of the 16 address pins. The respective timing waveforms for the read operation are shown in Figure 3. Refer to the AC Read characteristics for specific timing parameters.

Signature Mode

The signature mode allows the user to identify the IC manufacturer and the type of device while the device resides in the target system. This mode can be activated in either of two ways; through the conventional method of applying a high voltage (12V) to address pin A_9 or by sending an instruction to the command register (see Write Operations).

The conventional mode is entered as a regular READ mode by driving the \overline{CE} and \overline{OE} pins low (with \overline{WE} high), and applying the required high voltage on address pin A_9 while all other address lines are held at V_{II} .

A Read cycle from address 0000H retrieves the binary code for the IC manufacturer on outputs I/O₀ to I/O₇:


A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O_0 to I/O_7 .

28F512 Code = 1011 1000 (B8H)

Standby Mode

With \overline{CE} at a logic-high level, the CAT28F512 is placed in a standby mode where most of the device circuitry is disabled, thereby substantially reducing power consumption. The outputs are placed in a high-impedance state.

Figure 3. A.C. Timing for Read Operation



7

7

WRITE OPERATIONS

The following operations are initiated by observing the sequence specified in the Write Command Table.

Read Mode

The device can be put into a standard READ mode by initiating a write cycle with 00H on the data bus. The subsequent read cycles will be performed similar to a standard EPROM or E²PROM Read.

Signature Mode

An alternative method for reading device signature (see Read Operations Signature Mode), is initiated by writing the code 90H into the command register while keeping VPP high. A read cycle from address 0000H with CE and OE low (and WE high) will output the device signature.


CATALYST Code = 00110001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O_0 to I/O_7 .

28F512 Code = 1011 1000 (B8H)

Erase Mode

During the first Write cycle, the command 20H is written into the command register. In order to commence the erase operation, the identical command of 20H has to be written again into the register. This two-step process ensures against accidental erasure of the memory contents. The final erase cycle will be stopped at the rising edge of \overline{WE} , at which time the Erase Verify command (A0H) is sent to the command register. During this cycle, the address to be verified is sent to the address bus and latched when \overline{WE} goes low. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum erase timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.



Note:

(1) The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

5108 FHD F10

Erase-Verify Mode

The Erase-verify operation is performed on every byte after each erase pulse to verify that the bits have been erased.

Programming Mode

The programming operation is initiated using the programming algorithm of Figure 7. During the first write cycle, the command 40H is written into the command register. During the second write cycle, the address of the memory location to be programmed is latched on the falling edge of WE, while the data is latched on the rising edge of WE. The program operation terminates with the next rising edge of WE. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum program timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.

Program-Verify Mode

A Program-verify cycle is performed to ensure that all bits have been correctly programmed following each byte programming operation. The specific address is already latched from the write cycle just completed, and stays latched until the verify is completed. The Program-verify operation is initiated by writing C0H into the command register. An internal reference generates the necessary high voltages so that the user does not need to modify Vcc. Refer to AC Characteristics (Program/ Erase) for specific timing parameters.

Figure 6. A.C. Timing for Programming Operation





Figure 7. Programming Algorithm(1)



Note:

5108 FHD F06

⁽¹⁾ The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

Abort/Reset

An Abort/Reset command is available to allow the user to safely abort an erase or program sequence. Two consecutive program cycles with FFH on the data bus will abort an erase or a program operation. The abort/reset operation can interrupt at any time in a program or erase operation and the device is reset to the Read Mode


POWER SUPPLY DECOUPLING

To reduce the effect of transient power supply voltage spikes, it is good practice to use a $0.1\mu F$ ceramic capacitor between V_{CC} and V_{SS} and V_{PP} and V_{SS} . These high-frequency capacitors should be placed as close as possible to the device for optimum decoupling.

POWER UP/DOWN PROTECTION

The CAT28F512 offers protection against inadvertent programming during VPP and VCC power transitions. When powering up the device there is no power-on sequencing necessary. In other words, VPP and VCC may power up in any order. Additionally VPP may be hardwired to VPPH independent of the state of VCC and any power up/down cycling. The internal command register of the CAT28F512 is reset to the Read Mode on power up.

Figure 8. Alternate A.C. Timing for Program Operation




ALTERNATE CE-CONTROLLED WRITES

JEDEC	Standard		28F5	12-90	28F5	12-12	28F512-15		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tavav	twc	Write Cycle Time	90		120		120		ns
tavel	tas	Address Setup Time	0		0		0		ns
tELAX	tah	Address Hold Time	40		40		40		ns
toven	tos	Data Setup Time	40		40		40		ns
tEHDX	tон	Data Hold Time	10		10		10		ns
tEHGL	-	Write Recovery Time Before Read	6		6		6		μs
tGHEL	-	Read Recovery Time Before Write	0		0		0		μs
twLEL	tws	WE Setup Time Before CE	0		0		0		ns
tehwh	-	WE Hold Time After CE	0		0		0		ns
tELEH	tcp	Write Pulse Width	40		40		40		ns
tehel	tсрн	Write Pulse Width High	20		20		20		ns
tvpel	-	V _{PP} Setup Time to CE Low	100		100		100		ns

/

ORDERING INFORMATION



28F512 F12

Notes:

(1) The device used in the above example is a CAT28F512NI-90TE7 (PLCC, Industrial Temperature, 90ns Access Time, Tape & Reei)