

MOS INTEGRATED CIRCUIT

μ PD4264160, 4265160

64 M-BIT DYNAMIC RAM 4 M-WORD BY 16-BIT, FAST PAGE MODE

Description

The μ PD4264160, 4265160 are 4,194,304 words by 16 bits dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

These are packaged in 50-pin plastic TSOP(II).

Features

- 4,194,304 words by 16 bits organization
- Single +3.3 V $\pm$ 0.3 V power supply
- Fast access and cycle time

Part number	Power consumption		Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
	Active (MAX.)	Standby(MAX.)			
μ PD4264160-A50	396 mW	1.80 mW (CMOS level input)	50 ns	90 ns	35 ns
μ PD4265160-A50	504 mW				
μ PD4264160-A60	360 mW		60 ns	110 ns	40 ns
μ PD4265160-A60	432 mW				
μ PD4264160-A70	324 mW		70 ns	130 ns	45 ns
μ PD4265160-A70	396 mW				
μ PD4264160-A80	288 mW		80 ns	150 ns	50 ns
μ PD4265160-A80	360 mW				

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh


Part number	Row address	Column address	Refresh	Refresh cycle
μ PD4264160	A0 - A12	A0 - A8	$\overline{\text{RAS}}$ only refresh, Normal read/write	8,192 cycles/64 ms
			$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	4,096 cycles/64 ms
μ PD4265160	A0 - A11	A0 - A9	$\overline{\text{RAS}}$ only refresh, Normal read/write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	4,096 cycles/64 ms

The information in this document is subject to change without notice.

Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μPD4264160G5-A50	50 ns	50-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD4264160G5-A60	60 ns		
μPD4264160G5-A70	70 ns		
μPD4264160G5-A80	80 ns		
μPD4265160G5-A50	50 ns		
μPD4265160G5-A60	60 ns		
μPD4265160G5-A70	70 ns		
μPD4265160G5-A80	80 ns		

Pin Configuration (Marking Side)



Note A12 ... μ PD4264160

NC ... μ PD4265160

A0 to A12 : Address Inputs

I/O1 to I/O16 : Data Inputs/Outputs

$\overline{RAS}$: Row Address Strobe

$\overline{UCAS}$: Upper Byte Column Address Strobe

$\overline{LCAS}$: Lower Byte Column Address Strobe

$\overline{WE}$: Write Enable

$\overline{OE}$: Output Enable

V_{CC} : Power Supply

GND : Ground

NC : No Connection

Input/Output Pin Functions

The μ PD4264160, 4265160 have input pins $\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address^{Note} and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ (Upper, Lower column address strobe)	Input	$\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A _x ^{Note} (Address inputs)	Input	Address bus. Input total 22-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 4,194,304-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

Note

Part number	Address inputs	Upper bits	Lower bits
μ PD4264160	A0-A12	13	9
μ PD4265160	A0-A11	12	10

Electrical Specifications (Preliminary)

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-0.5 to +4.6	V
Supply voltage	V_{CC}		-0.5 to +4.6	V
Output current	I_O		20	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	$^{\circ}\text{C}$
Storage temperature	T_{stg}		-55 to +125	$^{\circ}\text{C}$

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low level input voltage	V_{IL}		-0.3		+0.8	V
Operating ambient temperature	T_A		0		70	$^{\circ}\text{C}$

Capacitance ($T_A = 25^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)

[μ PD4264160]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I_{CC1}	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN.)}$ $I_O = 0$ mA	$t_{RAC} = 50$ ns	110	mA	1, 2, 3
			$t_{RAC} = 60$ ns	100		
			$t_{RAC} = 70$ ns	90		
			$t_{RAC} = 80$ ns	80		
Standby current	I_{CC2}	$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_O = 0$ mA		1.0	mA	
		$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2$ V, $I_O = 0$ mA		0.5		
$\overline{RAS}$ only refresh current	I_{CC3}	$\overline{RAS}$ Cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_O = 0$ mA	$t_{RAC} = 50$ ns	110	mA	1, 2, 3, 4
			$t_{RAC} = 60$ ns	100		
			$t_{RAC} = 70$ ns	90		
			$t_{RAC} = 80$ ns	80		
Operating current (Fast page mode)	I_{CC4}	$\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ Cycling $t_{PC} = t_{PC(MIN.)}, I_O = 0$ mA	$t_{RAC} = 50$ ns	90	mA	1, 2, 5
			$t_{RAC} = 60$ ns	80		
			$t_{RAC} = 70$ ns	70		
			$t_{RAC} = 80$ ns	60		
$\overline{CAS}$ before $\overline{RAS}$ refresh current	I_{CC5}	$\overline{RAS}$ Cycling $t_{RC} = t_{RC(MIN.)}$ $I_O = 0$ mA	$t_{RAC} = 50$ ns	140	mA	1, 2
			$t_{RAC} = 60$ ns	120		
			$t_{RAC} = 70$ ns	110		
			$t_{RAC} = 80$ ns	100		
Input leakage current	$I_{I(L)}$	$V_I = 0$ to 3.6 V All other pins not under test = 0 V	-5	+5	μ A	
Output leakage current	$I_{O(L)}$	$V_O = 0$ to 3.6 V Output is disabled (Hi-Z)	-5	+5	μ A	
High level output voltage	V_{OH}	$I_O = -2.0$ mA	2.4		V	
Low level output voltage	V_{OL}	$I_O = +2.0$ mA		0.4	V	

[μ PD4265160]


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I_{CC1}	$\overline{RAS}, \overline{CAS}$ Cycling		140	mA	1, 2, 3
		$t_{RC} = t_{RC(MIN.)}$		120		
		$I_O = 0$ mA		110		
				100		
Standby current	I_{CC2}	$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_O = 0$ mA		1.0	mA	
		$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2$ V, $I_O = 0$ mA		0.5		
$\overline{RAS}$ only refresh current	I_{CC3}	$\overline{RAS}$ Cycling, $\overline{CAS} \geq V_{IH(MIN.)}$	$t_{RC} = 50$ ns	140	mA	1, 2, 3, 4
		$t_{RC} = t_{RC(MIN.)}, I_O = 0$ mA	$t_{RC} = 60$ ns	120		
			$t_{RC} = 70$ ns	110		
			$t_{RC} = 80$ ns	100		
Operating current (Fast page mode)	I_{CC4}	$\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ Cycling	$t_{RC} = 50$ ns	90	mA	1, 2, 5
		$t_{PC} = t_{PC(MIN.)}, I_O = 0$ mA	$t_{RC} = 60$ ns	80		
			$t_{RC} = 70$ ns	70		
			$t_{RC} = 80$ ns	60		
$\overline{CAS}$ before $\overline{RAS}$ refresh current	I_{CC5}	$\overline{RAS}$ Cycling	$t_{RC} = 50$ ns	140	mA	1, 2
		$t_{RC} = t_{RC(MIN.)}$	$t_{RC} = 60$ ns	120		
		$I_O = 0$ mA	$t_{RC} = 70$ ns	110		
			$t_{RC} = 80$ ns	100		
Input leakage current	$I_{I(L)}$	$V_I = 0$ to 3.6 V All other pins not under test = 0 V	-5	+5	μ A	
Output leakage current	$I_{O(L)}$	$V_O = 0$ to 3.6 V Output is disabled (Hi-Z)	-5	+5	μ A	
High level output voltage	V_{OH}	$I_O = -2.0$ mA	2.4		V	
Low level output voltage	V_{OL}	$I_O = +2.0$ mA		0.4	V	

- Notes**
1. I_{CC1} , I_{CC3} , I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{PC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	$t_{RAC} = 50 ns$		$t_{RAC} = 60 ns$		$t_{RAC} = 70 ns$		$t_{RAC} = 80 ns$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t_{RC}	90	—	110	—	130	—	150	—	ns	
$\overline{RAS}$ precharge time	t_{RP}	30	—	40	—	50	—	60	—	ns	
$\overline{CAS}$ precharge time	t_{CPN}	8	—	10	—	10	—	10	—	ns	
$\overline{RAS}$ pulse width	t_{RAS}	50	10,000	60	10,000	70	10,000	80	10,000	ns	
$\overline{CAS}$ pulse width	t_{CAS}	13	10,000	15	10,000	18	10,000	20	10,000	ns	
$\overline{RAS}$ hold time	t_{RSH}	13	—	15	—	18	—	20	—	ns	
$\overline{CAS}$ hold time	t_{CSH}	50	—	60	—	70	—	80	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	t_{RCD}	18	37	20	45	20	52	25	60	ns	1
$\overline{RAS}$ to column address delay time	t_{RAD}	13	25	15	30	15	35	17	40	ns	1
$\overline{CAS}$ to $\overline{RAS}$ precharge time	t_{CRP}	5	—	5	—	5	—	5	—	ns	2
Row address setup time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row address hold time	t_{RAH}	8	—	10	—	10	—	12	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column address hold time	t_{CAH}	13	—	15	—	15	—	15	—	ns	
$\overline{OE}$ lead time referenced to $\overline{RAS}$	t_{OES}	0	—	0	—	0	—	0	—	ns	
$\overline{CAS}$ to data setup time	t_{CLZ}	0	—	0	—	0	—	0	—	ns	
$\overline{OE}$ to data setup time	t_{OLZ}	0	—	0	—	0	—	0	—	ns	
$\overline{OE}$ to data delay time	t_{OED}	10	—	13	—	15	—	15	—	ns	
Masked byte write hold time referenced to $\overline{RAS}$	t_{MRH}	0	—	0	—	0	—	0	—	ns	
Transition time (rise and fall)	t_T	3	50	3	50	3	50	3	50	ns	
Refresh time	t_{REF}	—	64	—	64	—	64	—	64	ms	

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

Parameter	Symbol	$t_{\text{RAC}} = 50 \text{ ns}$		$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		$t_{\text{RAC}} = 80 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	t_{RAC}	–	50	–	60	–	70	–	80	ns	1
Access time from $\overline{\text{CAS}}$	t_{CAC}	–	13	–	15	–	18	–	20	ns	1
Access time from column address	t_{AA}	–	25	–	30	–	35	–	40	ns	1
Access time from $\overline{\text{OE}}$	t_{OEA}	–	13	–	15	–	18	–	20	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	t_{RAL}	25	–	30	–	35	–	40	–	ns	
Read command setup time	t_{RCS}	0	–	0	–	0	–	0	–	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0	–	0	–	0	–	0	–	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0	–	0	–	0	–	0	–	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	t_{OEZ}	0	10	0	13	0	15	0	15	ns	3
Output buffer turn-off delay time from $\overline{\text{CAS}}$	t_{OFF}	0	10	0	13	0	15	0	15	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
3. $t_{\text{OFF}}(\text{MAX.})$ and $t_{\text{OEZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ hold time referenced to $\overline{\text{CAS}}$	t _{WCH}	8	—	10	—	10	—	15	—	ns	1
$\overline{\text{WE}}$ pulse width	t _{WP}	8	—	10	—	10	—	15	—	ns	1
$\overline{\text{WE}}$ lead time referenced to $\overline{\text{RAS}}$	t _{RWL}	13	—	15	—	15	—	15	—	ns	
$\overline{\text{WE}}$ lead time referenced to $\overline{\text{CAS}}$	t _{CWL}	13	—	15	—	15	—	15	—	ns	
$\overline{\text{WE}}$ setup time	t _{WCS}	0	—	0	—	0	—	0	—	ns	2
$\overline{\text{OE}}$ hold time	t _{OEh}	0	—	0	—	0	—	0	—	ns	
Data-in setup time	t _{DS}	0	—	0	—	0	—	0	—	ns	3
Data-in hold time	t _{DH}	10	—	10	—	15	—	15	—	ns	3

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t _{RWC}	128	—	153	—	175	—	195	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t _{RWD}	70	—	83	—	95	—	105	—	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t _{CWD}	33	—	38	—	43	—	45	—	ns	1
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	45	—	53	—	60	—	65	—	ns	1

- Note**
1. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode


Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast page mode cycle time	t _{PC}	35	—	40	—	45	—	50	—	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{ACP}	—	30	—	35	—	40	—	45	ns	
$\overline{\text{RAS}}$ pulse width	t _{RASP}	50	125,000	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{CAS}}$ precharge time	t _{CP}	8	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	30	—	35	—	40	—	45	—	ns	
Read modify write cycle time	t _{PRWC}	73	—	83	—	90	—	95	—	ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	t _{CPWD}	50	—	58	—	65	—	70	—	ns	1

Note 1. If $\text{twcs} \geq \text{twcs}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $\text{trwd} \geq \text{trwd}(\text{MIN.})$, $\text{tcwd} \geq \text{tcwd}(\text{MIN.})$, $\text{tawd} \geq \text{tawd}(\text{MIN.})$ and $\text{tcpwd} \geq \text{tcpwd}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.


Refresh Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ setup time	t _{CSR}	5	—	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t _{CHR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	t _{RPC}	5	—	5	—	5	—	5	—	ns	
$\overline{\text{WE}}$ setup time	t _{WSR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ hold time	t _{WHR}	15	—	15	—	15	—	15	—	ns	

Read Cycle




Upper Byte Read Cycle



Remark L I/O: Hi-Z

14

Early Write Cycle




Remark $\overline{OE}$: Don't care

The diagram illustrates the timing relationships for a 256K16 DRAM. The signals shown are $\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, Address, $\overline{\text{WE}}$, and U I/O. The timing parameters are defined as follows:

- t_{RAS} : RAS access time (from $\overline{\text{RAS}}$ falling edge to data output).
- t_{RCD} : RAS to CAS delay (from $\overline{\text{RAS}}$ falling edge to $\overline{\text{UCAS}}$ falling edge).
- t_{RSH} : RAS to SH output delay (from $\overline{\text{RAS}}$ falling edge to SH output).
- t_{CAS} : CAS access time (from $\overline{\text{UCAS}}$ falling edge to data output).
- t_{RCP} : RAS to CP output delay (from $\overline{\text{RAS}}$ falling edge to CP output).
- t_{CRP} : CP to RAS delay (from CP output to $\overline{\text{RAS}}$ rising edge).
- t_{MRH} : Memory refresh time (from $\overline{\text{LCAS}}$ falling edge to data output).
- t_{AD} : Address to Data delay (from Address falling edge to Data in).
- t_{AH} : Address to H output delay (from Address falling edge to H output).
- t_{ASC} : Address to SC output delay (from Address falling edge to SC output).
- t_{CAH} : Address to CAH output delay (from Address falling edge to CAH output).
- t_{WC} : Write Command to Data delay (from $\overline{\text{WE}}$ falling edge to Data in).
- t_{CH} : Command to H output delay (from $\overline{\text{WE}}$ falling edge to H output).
- t_{DS} : Data Setup time (from Data in to Data out).
- t_{DH} : Data Hold time (from Data out to Data in).


16

Lower Byte Early Write Cycle




Remark $\overline{\text{OE}}$, U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle



Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Lower Byte Read Modify Write Cycle




Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

[illegible]


24

Fast Page Mode Byte Read Cycle



- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.


Fast Page Mode Early Write Cycle



Remarks 1. $\overline{\text{OE}}$: Don't care

2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


Fast Page Mode Byte Early Write Cycle



Remarks 1. $\overline{\text{OE}}$: Don't care


2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
3. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Fast Page Mode Late Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Fast Page Mode Byte Late Write Cycle




- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

[illegible]

30

Fast Page Mode Byte Read Modify Write Cycle



- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.


The timing diagram illustrates the relationship between three control signals: $\overline{\text{RAS}}$, $\overline{\text{UCAS/LCAS}}$, and $\overline{\text{WE}}$. The signals are shown as digital waveforms with high (V_{IH}) and low (V_{IL}) levels. The diagram is divided into two main sections by a vertical dashed line, each showing a sequence of operations. Key timing parameters are labeled as follows:

- t_{RC} : Row address to column address delay, measured from the falling edge of $\overline{\text{RAS}}$ to the start of the data bus valid period.
- t_{RAS} : RAS access time, measured from the falling edge of $\overline{\text{RAS}}$ to the start of the data bus valid period.
- t_{RP} : RAS period, measured from the falling edge of $\overline{\text{RAS}}$ to the rising edge of $\overline{\text{RAS}}$.
- t_{CSR} : Column address setup time, measured from the rising edge of $\overline{\text{UCAS/LCAS}}$ to the start of the data bus valid period.
- t_{CHR} : Column address hold time, measured from the falling edge of $\overline{\text{UCAS/LCAS}}$ to the start of the data bus valid period.
- t_{RPC} : Row address to column address delay, measured from the rising edge of $\overline{\text{UCAS/LCAS}}$ to the start of the data bus valid period.
- t_{WSR} : Write setup time, measured from the rising edge of $\overline{\text{WE}}$ to the start of the data bus valid period.
- t_{WHR} : Write hold time, measured from the falling edge of $\overline{\text{WE}}$ to the start of the data bus valid period.
- t_{CRP} : Column address to row address period, measured from the rising edge of $\overline{\text{UCAS/LCAS}}$ to the rising edge of $\overline{\text{RAS}}$.
- t_{CPN} : Column address to next period, measured from the rising edge of $\overline{\text{UCAS/LCAS}}$ to the rising edge of the next $\overline{\text{UCAS/LCAS}}$ pulse.


The timing diagram illustrates the relationship between RAS, UCAS/LCAS, and Address signals. The RAS signal is shown as a series of pulses, with its high-to-low transition (t_{trc}) and low-to-high transition (t_{trp}) clearly marked. The UCAS/LCAS signal is shown as a series of pulses, with its high-to-low transition (t_{trpc}) and low-to-high transition (t_{tcpn}) clearly marked. The Address signal is shown as a series of pulses, with its high-to-low transition (t_{tasr}) and low-to-high transition (t_{trah}) clearly marked. The diagram also shows the relationship between the RAS and UCAS/LCAS signals, with t_{trc} and t_{trp} marked for the RAS signal and t_{trpc} and t_{tcpn} marked for the UCAS/LCAS signal.

32

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)




Remark $\overline{\text{OE}}$: Don't care

Package Drawing

50PIN PLASTIC TSOP(II) (400 mil)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	0.013 ± 0.003
E	0.1 ± 0.05	0.004 ± 0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 ± 0.2	0.463 ± 0.008
I	10.16 ± 0.1	0.400 ± 0.004
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006 ± 0.001
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.13	0.005
N	0.10	0.004
P	$3^{\circ} +7^{\circ}_{-3^{\circ}}$	$3^{\circ} +7^{\circ}_{-3^{\circ}}$

S50G5-80-7JF3