

Description

The μ PD43608 is an integrated cache subsystem that provides the microprocessor system designer with a high-performance, single-chip, general-purpose cache solution. The μ PD43608 consists of a CPU interface, directory storage (including address tag and validity bit storage), 8K bytes of on-chip data storage, 128 x 6-bit least recently used (LRU) replacement storage, internal address and data paths for cache bypass operations, an asynchronous 32-bit system bus interface, and several features optimizing cache write and miss operations. The μ PD43608 is also able to interface with a number of 16- and 32-bit general-purpose microprocessors operating at 16 or 20 MHz.

Features

- ☐ High-performance 16- and 20-MHz operation
- □ 16- and 32-bit microprocessor interface capability
 □ Integrated cache architecture
 - 8K bytes of on-chip data storage
 - 16-byte cache block size
 - 4-way set associative placement algorithm
- ☐ Bus monitoring circuit
- ☐ LRU replacement algorithm
- ☐ Prefetch on miss—one block lookahead
- ☐ Fetch bypass and wraparound load
- ☐ Asynchronous 32-bit system bus interface
- ☐ Multichip configuration increases cache size
- ☐ Write-through storage update policy with one-level write buffer
- ☐ 132-pin ceramic pin grid array packaging
- □ CMOS circuit technology

Ordering Information

| Part Number | Ready Output Time (max) | Cycle Time (min) | Package |
|-------------|----------------------------|---------------------|---------------------|
| μPD43608R-2 | 70 ns | 125 ns | 132-pin ceramic pin |
| R-3 | 50 ns | 100 ns | grid array |

Organization

The μ PD43608 is organized as a 4-way set associative cache, with 8K bytes of on-chip data storage organized as 128 sets by four 16-byte data blocks. When the CPU executes a read cycle, the address tag field of the physical CPU address is compared to the address tag in the cache directory. If a hit occurs, the selected data is sent to the CPU. Otherwise, the μ PD43608 initiates a miss cycle to access main storage and update the cache with the replacement block. This architecture ensures a high hit ratio of 95% in most microprocessor applications.

Optimizing the Miss Cycle

The hit rate is an important parameter for measuring performance. Since a high hit rate of 95% requires that the μ PD43608 access the main storage array for 5% of all read cycles, the penalty in system performance incurred during a miss cycle may be significant. The μ PD43608 provides a number of on-chip features that optimize system performance during a miss cycle.

Data Transfer Cycles

The μ PD43608 cache subsystem provides two data transfer modes for accessing main storage during a miss cycle: (1) burst data transfer mode uses the nibble access feature of a DRAM in main storage to optimize system bus bandwidth; (2) in single data transfer mode, an address is transmitted with each read cycle to main storage for systems that don't use nibble access DRAMs.

Block Load and Fetch Bypass Buffers

Once the replacement block has been read from main storage, the block load buffer is used to reduce the replacement block transfer time by providing a temporary buffer for storing the replacement block while the cache data storage is being updated.



Concurrently, the CPU throughput is optimized by loading the missed word into the fetch bypass buffer as soon as it is read from main storage. The CPU directly accesses the fetch bypass buffer and can fetch the missed word without having to wait for the replacement block to be stored in cache data storage. If the CPU attempts to read the next word in the replacement block, the cache searches the directory and the block load buffer to determine whether or not a hit has occurred. Once the entire replacement block is loaded into the block load buffer, the data is wraparound-loaded into cache data storage.

Prefetch on Miss

On cache miss cycles, the μ PD43608 implements a one-block lookahead algorithm that prefetches the next sequential cache data block, thus increasing the cache hit rate. Although prefetching can improve cache performance, a check must be made to determine that the block is not currently stored in the cache. The μ PD43608 performs this check during each prefetch cycle, searching the cache directory for the desired prefetch block. If a hit occurs, the prefetch

logic aborts the cycle. This function, which ensures that the cache is not polluted with duplicate data, can be enabled or disabled by controlling the cache status code signals during each read cycle.

Replacement Algorithm

The μ PD43608 uses a least recently used (LRU) replacement algorithm to determine which data block should be overwritten during a cache miss cycle. This algorithm improves cache performance by choosing the data block with the least usage to optimize the hit rate.


Main Storage Update Policies

To maintain data consistency in the storage hierarchy during each cache write cycle, the $\mu\text{PD43608}$ uses a write-through method that updates the main storage as soon as the CPU writes data to cache storage. CPU throughput is optimized by means of a one-level write buffer, which temporarily stores write data and initiates the write cycle to main storage, allowing the CPU to concurrently execute the next instruction.



Pin Configuration

132-Pin Ceramic Pin Grid Array



| Pin Number | Function | |
|-----------------|-----------------|--|
| A ₁ | D ₁₅ | |
| A ₂ | D ₁₂ | |
| A ₃ | D ₁₀ | |
| A ₄ | D ₉ | |
| A ₅ | D ₇ | |
| A ₆ | D_5 | |
| A ₇ | D_3 | |
| Α8 | D ₂ | |
| Ag | A ₁ | |
| A ₁₀ | A ₂ | |
| A ₁₁ | A ₅ | |
| A ₁₂ | A ₇ | |
| A ₁₃ | A ₁₀ | |
| A ₁₄ | A ₁₂ | |
| B ₁ | D ₂₀ | |
| B ₂ | D ₁₇ | |
| В3 | 013 | |
| B ₄ | D ₁₁ | |
| B ₅ | D ₈ | |
| B ₆ | D ₆ | |
| B ₇ | D ₄ | |
| В8 | D ₁ | |
| Bg | D ₀ | |
| B ₁₀ | A ₃ | |
| B ₁₁ | A ₆ | |
| B ₁₂ | Ag | |
| B ₁₃ | A ₁₃ | |
| B ₁₄ | A ₁₇ | |
| C ₁ | D ₂₂ | |
| C ₂ | D ₁₉ | |
| C ₃ | D ₁₆ | |
| C ₄ | D ₁₄ | |
| C ₅ | GND | |


| Pin Number | Function | |
|-----------------|-----------------|--|
| C ₆ | V _{CC} | |
| C ₇ | GND | |
| C ₈ | V _{CC} | |
| C ₉ | A ₄ | |
| C ₁₀ | A ₈ | |
| C ₁₁ | A ₁₁ | |
| C ₁₂ | A ₁₄ | |
| C ₁₃ | A ₁₆ | |
| C ₁₄ | A ₂₀ | |
| D ₁ | D ₂₄ | |
| D ₂ | D ₂₁ | |
| D ₃ | D ₁₈ | |
| D ₁₂ | A ₁₅ | |
| D ₁₃ | A ₁₉ | |
| D ₁₄ | A ₂₁ | |
| E ₁ | D ₂₅ | |
| E ₂ | D ₂₃ | |
| E ₃ | Vcc | |
| E ₁₂ | A ₁₈ | |
| E ₁₃ | A22 | |
| E ₁₄ | A ₂₄ | |
| F ₁ | D ₂₇ | |
| F ₂ | D ₂₆ | |
| F ₃ | GND | |
| F ₁₂ | A ₂₃ | |
| F ₁₃ | A ₂₅ | |
| F ₁₄ | A ₂₆ | |
| G ₁ | D ₂₉ | |
| G ₂ | D ₂₈ | |
| G ₃ | GND | |
| G ₁₂ | GND | |
| G ₁₃ | AD ₀ | |
| G ₁₄ | A ₂₇ | |

| Pin Number | Function | |
|-----------------|------------------|--|
| H ₁ | D ₃₀ | |
| H ₂ | D ₃₁ | |
| Н3 | GND | |
| H ₁₂ | GND | |
| H ₁₃ | AD ₂ | |
| H ₁₄ | AD ₁ | |
| J ₁ | PRDY | |
| J ₂ | PAS | |
| J ₃ | PCS | |
| J ₁₂ | AD ₇ | |
| J ₁₃ | AD ₄ | |
| J ₁₄ | AD ₃ | |
| K ₁ | PRD/PWT | |
| К2 | CAEÑ | |
| Кз | ST ₂ | |
| K ₁₂ | AD ₁₁ | |
| K ₁₃ | AD ₆ | |
| K ₁₄ | AD ₅ | |
| L ₁ | ST ₁ | |
| L ₂ | ST ₀ | |
| L ₃ | PBE ₀ | |
| L ₁₂ | AD ₁₄ | |
| L ₁₃ | AD ₁₀ | |
| L ₁₄ | AD ₈ | |
| M ₁ | PBE ₃ | |
| M ₂ | PBE ₁ | |
| M ₃ | PCLK | |
| M ₄ | RST | |
| M ₅ | BCLK | |
| M ₆ | MDS | |
| M ₇ | Vcc | |
| M ₈ | GND | |
| Mg | V _{CC} | |
| | | |

| in Number | Function | |
|-----------------|------------------------|--|
| 110 | AD ₂₁ | |
| A ₁₁ | AD ₁₇ | |
| A ₁₂ | AD ₁₅ | |
| A ₁₃ | AD ₁₃ | |
| A ₁₄ | AD ₉ | |
| 11 | PBE ₂ | |
| l ₂ | SMĈ | |
| l ₃ | AMC | |
| 14 | BRO | |
| 15 | BACK | |
| 16 | MBE ₂ /WAIT | |
| 17 | AD ₃₁ | |
| 18 | AD ₂₉ | |
| lg | AD ₂₇ | |
| 10 | AD ₂₄ | |
| 111 | AD ₂₂ | |
| ¥ ₁₂ | AD ₁₉ | |
| V ₁₃ | AD ₁₆ | |
| V ₁₄ | AD ₁₂ | |
| ·1 | ERR | |
| 2 | WBSY | |
| 3 | MAS/MBS | |
| 4 | MBE ₀ /EOC | |
| P ₅ | MBE ₁ /UERR | |
| ² 6 | MBE3/CERR | |
| 7 | MWA | |
| 8 | AD ₃₀ | |
| 9 | AD ₂₈ | |
| °10 | AD ₂₆ | |
| P ₁₁ | AD ₂₅ | |
| ² 12 | AD ₂₃ | |
| ² 13 | AD ₂₀ | |
| P ₁₄ | AD ₁₈ | |



Block Diagram



System Bus Interface


The integrated system bus interface provides an interface to contemporary microprocessor system bus architectures. The interface circuit consists of a 32-bit multiplexed address and data bus, asynchronous bus control signals, a bus lock signal, a wait signal, a correctable error function, two data transfer modes—burst and single, and a system bus clock signal. The size of the cache can be increased by connecting additional μ PD43608 devices in parallel. A write buffer busy signal is daisy-chained between the parallel devices and automatically controls data transfers in multichip configurations.

Bus Monitoring

In multiprocessor system applications, maintaining data consistency is a major concern. In such a system architecture, an integrated circuit is required to monitor the system bus for any updates to main storage. When a bus master updates a location in its cache storage and writes that change to main storage, all slave processors must invalidate any stale cache data. The monitoring circuit latches all write addresses on the system bus and invalidates any cache data blocks that are not consistent with main storage.



Functional Pin Diagram



Signal Summary

| Signal Name | Input/ Output | Signal Function | |
|------------------------------------|------------------|--------------------|--|
| PCLK | | Processor clock | |
| A ₁ -A ₂₇ | | Address bus | |
| D ₀ -D ₃₁ | 1/0 | Data bus | |
| PAS | 1 | Address strobe | |
| PCS | ı | Command strobe | |
| CAEN | 1 | Cache output enabl | |
| PRD/PWT | 1 | Read/write | |
| PBE ₃ -PBE ₀ | I | Byte enable | |
| ST ₂ -ST ₀ | 1 | Status | |
| PRDY | 0 | Ready | |
| ERR | 0 | Error | |
| Control | | | |
| RST | I | Reset | |
| WBSY | 1/0 | Write buffer busy | |
| AMC | 1 | Test pin | |
| SMC | 1 | Scan path mode | |

| Signal Name | Input/ Output | Signal Function | |
|--|------------------|-----------------------------------|---------------|
| AD ₀ -AD ₃₁ | | Address/data bus | |
| $\overline{AD_{31}} = MEM/\overline{10}$ | 0 | Memory/IO | |
| $AD_{30} = MRD/\overline{MWT}$ | | Read/write | During an |
| $AD_{29} = LOCK$ | | Bus lock | address cycle |
| $AD_{28} = PRF$ | | Prefetch | |
| MAS/MBS | 0 | Address strobe/bus strobe | |
| MDS | 0 | Data strobe | |
| MBE ₀ /EOC | 0 | Byte enable 0/end of cycle | |
| MBE ₁ /UERR | 1/0 | Byte enable 1/uncorrectable error | |
| MBE ₂ /WAIT | 1/0 | Byte enable 2/wait | |
| MBE ₃ /CERR | 1/0 | Byte enable 3/correctable error | |
| MWA | 1 | Main memory write check address | |
| BRQ | 0 | Bus request | |
| BACK | I | Bus acknowledge | |
| BCLK | | Bus clock | |